{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T01:45:24Z","timestamp":1764812724704,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/bmas.2008.4751244","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T20:02:39Z","timestamp":1232481759000},"page":"78-83","source":"Crossref","is-referenced-by-count":5,"title":["An Implementation of a Biological Neural Model using Analog-Digital Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Gary","family":"Charles","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christal","family":"Gordon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Winser E.","family":"Alexander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693534"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2001.939021"},{"key":"12","article-title":"dependencies of composite connections in field programmable neural arrays","author":"girau","year":"1999","journal-title":"Research Port NC-TR-99-047 NeuroCOLT"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1152\/jn.00704.2002"},{"year":"0","key":"2"},{"key":"1","article-title":"development of hybrid systems: interfacing a silicon neuron to a leech heart interneuron","author":"simouni","year":"2000","journal-title":"Neural Information Processing Systems 13"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/S0129-0657(00)00021-1"},{"key":"7","first-page":"357","article-title":"a floating-gate dac array. ieee circuits and systems","volume":"50","author":"hasler","year":"2004","journal-title":"ISCAS"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"5","article-title":"low power real time electronic neuron vlsi design using subthreshold technique","author":"lee","year":"2004","journal-title":"IEEE ISCAS"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1098\/rspb.1984.0024"},{"journal-title":"FPGA Implementations of Neural Networks","year":"2006","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541573"}],"event":{"name":"2008 IEEE International Behavioral Modeling and Simulation Workshop (BMAS 2008)","start":{"date-parts":[[2008,9,25]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,9,26]]}},"container-title":["2008 IEEE International Behavioral Modeling and Simulation Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4747412\/4751228\/04751244.pdf?arnumber=4751244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T15:56:09Z","timestamp":1497801369000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4751244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/bmas.2008.4751244","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}