{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:23:22Z","timestamp":1725629002499},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/bmas.2009.5338891","type":"proceedings-article","created":{"date-parts":[[2009,11,30]],"date-time":"2009-11-30T14:35:24Z","timestamp":1259591724000},"page":"43-48","source":"Crossref","is-referenced-by-count":9,"title":["Simulation-based hierarchical sizing and biasing of analog firm IPs"],"prefix":"10.1109","author":[{"given":"Farakh","family":"Javid","sequence":"first","affiliation":[]},{"given":"Ramy","family":"Iskander","sequence":"additional","affiliation":[]},{"given":"Marie-Minerve","family":"Louerat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"17"},{"key":"15","first-page":"6","article-title":"knowledge-aware synthesis for analog integrated circuit design and reuse","author":"iskander","year":"2008"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.317"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-007-9075-3"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2006.1689961"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/54.124513"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782233"},{"key":"2","first-page":"304","article-title":"an efficient dc root solving algorithm with guaranteed convergence for analog integrated cmos circuits","author":"leyn","year":"1998","journal-title":"International Conference on Computer-Aided Design"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229255"},{"journal-title":"OCEANE","year":"0","author":"porte","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408871"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253845"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2007.4487996"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1109\/CICC.1990.124691","article-title":"an intelligent analog ic design system based on manipulation of design equations","author":"swings","year":"1990","journal-title":"Custom Integrated Circuits Conference"}],"event":{"name":"2009 IEEE International Behavioral Modeling and Simulation Conference (BMAS 2009)","start":{"date-parts":[[2009,9,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,9,18]]}},"container-title":["2009 IEEE Behavioral Modeling and Simulation Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5335440\/5338873\/05338891.pdf?arnumber=5338891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T22:13:28Z","timestamp":1497824008000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5338891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/bmas.2009.5338891","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}