{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:34:33Z","timestamp":1729650873838,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/bmas.2010.6156590","type":"proceedings-article","created":{"date-parts":[[2012,2,24]],"date-time":"2012-02-24T16:26:03Z","timestamp":1330100763000},"page":"7-12","source":"Crossref","is-referenced-by-count":2,"title":["Automatic stress effects computation based on a layout generation tool for analog IC"],"prefix":"10.1109","author":[{"given":"Stephanie","family":"Youssef","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Damien","family":"Dupuis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramy","family":"Iskander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marie-Minerve","family":"Louerat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1145\/1687399.1687497"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/SISPAD.2009.5290231"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/CICC.2006.320869"},{"key":"15","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1109\/SISPAD.2005.201493","article-title":"the impact of layout on stress-enhanced transistor performance","author":"moroz","year":"2005","journal-title":"2005 International Conference On Simulation of Semiconductor Processes and Devices"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ESSDER.2004.1356573"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/SISPAD.2009.5290196"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/VLSIT.2007.4339693"},{"key":"11","doi-asserted-by":"crossref","first-page":"2109","DOI":"10.1016\/j.sse.2004.02.024","article-title":"A comprehensive geometrical and biasing analysis for latchup in 0.18-?m cosi2 STI CMOS structure","volume":"48","author":"goh","year":"2004","journal-title":"Solid-state Electronics J"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1109\/9780470547182","author":"liu","year":"2001","journal-title":"MOSFET Models for SPICE Simulation Including BSIM3v3 and BSIM4"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/TCAD.2008.923417"},{"key":"20","first-page":"83","article-title":"Exploiting sti stress for performance","author":"kahng","year":"2007","journal-title":"Proc of Int Conf on Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DATE.2000.840015"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ISQED.2000.838885"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1016\/S0026-2692(01)00056-8"},{"year":"2000","author":"razavi","journal-title":"Design of Analog CMOS Integrated Circuits","key":"7"},{"year":"2008","author":"baker","journal-title":"CMOS Circuit Design Layout and Simulation","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/1353629.1353666"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/DATE.2004.1268911"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ITI.2006.1708530"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/JSSC.1999.748181"}],"event":{"name":"2010 IEEE International Behavioral Modeling and Simulation Conference (BMAS 2010)","start":{"date-parts":[[2010,9,23]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,24]]}},"container-title":["2010 IEEE International Behavioral Modeling and Simulation Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6151889\/6156583\/06156590.pdf?arnumber=6156590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T10:48:28Z","timestamp":1497955708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6156590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/bmas.2010.6156590","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}