{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:10:39Z","timestamp":1773148239659,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/cadcg.2007.4407901","type":"proceedings-article","created":{"date-parts":[[2008,1,4]],"date-time":"2008-01-04T20:29:12Z","timestamp":1199478552000},"page":"315-320","source":"Crossref","is-referenced-by-count":4,"title":["Transistor Level Timing Analysis Considering Multiple Inputs Simultaneous Switching"],"prefix":"10.1109","author":[{"given":"Zhentao","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"299","article-title":"Automated equivalence checking of switch level circuits","author":"jolly","year":"2002","journal-title":"Proceedingsof the 39th DAC"},{"key":"ref3","article-title":"Timed input pattern generation for delay calculation under simultaneous switching","author":"choi","year":"2004","journal-title":"TAU 2004"},{"key":"ref10","first-page":"617","article-title":"Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time","author":"chandramouli","year":"1996","journal-title":"Proceedings of 32th ACM\/IEEEDAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896496"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.391.0149"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774665"},{"key":"ref7","article-title":"Key algorithms of automatic functional model extraction of full custom circuits","volume":"19","author":"li","year":"2007","journal-title":"Journal of Computeraided Design and Graphics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378488"},{"key":"ref9","first-page":"520","article-title":"High capacity and automatic functional extraction tool for industrial vlsi circuit designs","author":"novakovsky","year":"2002","journal-title":"Proceedings of the2002 IEEE\/ACM ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.759070"}],"event":{"name":"2007 10th IEEE International Conference on Computer-Aided Design and Computer Graphics","location":"Beijing, China","start":{"date-parts":[[2007,10,15]]},"end":{"date-parts":[[2007,10,18]]}},"container-title":["2007 10th IEEE International Conference on Computer-Aided Design and Computer Graphics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4407819\/4407820\/04407901.pdf?arnumber=4407901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:15:38Z","timestamp":1489677338000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4407901\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cadcg.2007.4407901","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}