{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:03:37Z","timestamp":1725635017999},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/cadcg.2007.4407954","type":"proceedings-article","created":{"date-parts":[[2008,1,4]],"date-time":"2008-01-04T15:29:12Z","timestamp":1199460552000},"page":"557-560","source":"Crossref","is-referenced-by-count":1,"title":["Mapping Applications on Coarse-Grained Reconfigurable Systems Using Architecture Template Modeling"],"prefix":"10.1109","author":[{"given":"Dawei","family":"Wang","sequence":"first","affiliation":[]},{"given":"Yafei","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Ming","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Sikun","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944653"},{"key":"ref3","article-title":"Automatic Generation of Bus Functional Models from Transaction level Models","author":"shin","year":"2004","journal-title":"Proceedings of the Asia and South Pacific Design Automation Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-739X(00)00043-1"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/IWRSP.2004.1311101","article-title":"Automatic Building of Executable Models from Abstract SoC Architectures","author":"sarmento","year":"2004","journal-title":"Proceedings of 15th IEEE International Workshop on Rapid System Prototyping"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39425-9_2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337621"},{"key":"ref8","article-title":"System Level Partition for Programmable Platforms Using the Ant Colony Optimization","author":"wang","year":"2004","journal-title":"International Workshop on Logic & Synthesis (IWLS'04)"},{"key":"ref7","article-title":"Partition and Synthesis for Run-Time Reconfigurable Computers Using the SPARCS System","author":"kaul","year":"1998","journal-title":"Proceedings of the 1998 Military and Aerospace Applications of Programmable Devices and Technologies Conference"},{"key":"ref2","article-title":"Transaction Level Modeling in System Level Design","author":"lukai","year":"2003","journal-title":"Technical Report"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568069"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"}],"event":{"name":"2007 10th IEEE International Conference on Computer-Aided Design and Computer Graphics","start":{"date-parts":[[2007,10,15]]},"location":"Beijing, China","end":{"date-parts":[[2007,10,18]]}},"container-title":["2007 10th IEEE International Conference on Computer-Aided Design and Computer Graphics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4407819\/4407820\/04407954.pdf?arnumber=4407954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T22:39:30Z","timestamp":1497739170000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4407954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cadcg.2007.4407954","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}