{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:47:48Z","timestamp":1729662468036,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cahpc.2003.1250344","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"246-253","source":"Crossref","is-referenced-by-count":3,"title":["Three hardware implementations for the binary modular exponentiation: sequential, parallel and systolic"],"prefix":"10.1109","author":[{"given":"N.","family":"Nedjah","sequence":"first","affiliation":[]},{"given":"L.","family":"de Macedo Mourelle","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Digital integrated circuits: A design perspective","year":"1995","author":"rabaey","key":"ref10"},{"key":"ref11","first-page":"70","article-title":"Yet another implementation of modular multiplication","author":"nedjah","year":"2001","journal-title":"Proceedings of 13th Symposium of Computer Architecture and High Performance Computing"},{"key":"ref12","article-title":"Simulation Model for Hardware implementation of modular multiplication","author":"nedjah","year":"2001","journal-title":"Proceedings of WSES\/IEEE International Conference on Simulation"},{"key":"ref13","article-title":"Reduced hardware architecture for the Montgomery modular multiplication","author":"nedjah","year":"2001","journal-title":"Proceedings of the third WSEAS\/IEEE Symposium Mathematical Methods and Computational Techniques in Electrical Engineering"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115373"},{"article-title":"VHDL - Analysis and Modelling of Digital Systems","year":"1998","author":"navabi","key":"ref15"},{"journal-title":"Inc Foundation Series Software","year":"0","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.210181"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"368","DOI":"10.1007\/0-387-34805-0_34","article-title":"A survey of hardware implementation of RSA","volume":"435","author":"brickell","year":"1989","journal-title":"Proceedings of Advanced in Cryptology-crypto'98"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2002.1137629"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1080\/00207169008803847"},{"journal-title":"Fast Multiplication Algorithms and Implementation","year":"1994","author":"bewick","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.277287"}],"event":{"name":"15th Symposium on Computer Architecture and High Performance Computing","acronym":"CAHPC-03","location":"Sao Paulo, Brazil"},"container-title":["Proceedings. 15th Symposium on Computer Architecture and High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8848\/27982\/01250344.pdf?arnumber=1250344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:26:50Z","timestamp":1497572810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/cahpc.2003.1250344","relation":{},"subject":[]}}