{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:20:22Z","timestamp":1742401222785},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cahpc.2003.1250345","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"254-259","source":"Crossref","is-referenced-by-count":24,"title":["Fast parallel FFT on a reconfigurable computation platform"],"prefix":"10.1109","author":[{"given":"A.H.","family":"Kamalizad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A Compiler Framework for Mapping Applications to a Coarsegrained Reconfigurable Computer Architecture","author":"venkataramani","year":"2001","journal-title":"CASES 2001"},{"key":"ref11","first-page":"90","article-title":"Kernel scheduling in reconfigurable computing","author":"maestre","year":"1999","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition"},{"article-title":"Discrete-time Signal Processing","year":"1989","author":"oppenheim","key":"ref12"},{"article-title":"Several DVB-T cores Mapping into MorphoSys Architecture","year":"2003","author":"kamalizad","key":"ref13"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"key":"ref17","article-title":"Scalable Vector Media Processors for Embedded Systems","author":"kozyrakis","year":"2002","journal-title":"Technical Report UCB-CSD-02-1183"},{"key":"ref4","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253653"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.820037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176257"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4417-3_3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref9","first-page":"341","article-title":"Scalar Operand Networks: On-chip Interconnect for ILP in Partitioned Architectures","author":"taylor","year":"2003","journal-title":"Proceedings of the Ninth International Symposium on High-Performance Computer Architecture"}],"event":{"name":"15th Symposium on Computer Architecture and High Performance Computing","acronym":"CAHPC-03","location":"Sao Paulo, Brazil"},"container-title":["Proceedings. 15th Symposium on Computer Architecture and High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8848\/27982\/01250345.pdf?arnumber=1250345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:29:53Z","timestamp":1489415393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/cahpc.2003.1250345","relation":{},"subject":[]}}