{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:33:18Z","timestamp":1750293198825,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/cahpc.2018.8645867","type":"proceedings-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T23:19:26Z","timestamp":1550791166000},"page":"262-265","source":"Crossref","is-referenced-by-count":3,"title":["Adaptive Partitioning for Iterated Sequences of Irregular OpenCL Kernels"],"prefix":"10.1109","author":[{"given":"Pierre","family":"Huchant","sequence":"first","affiliation":[]},{"given":"Denis","family":"Barthou","sequence":"additional","affiliation":[]},{"given":"Marie-Christine","family":"Counilh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Orchestrating Multiple Data-Parallel Kernels on Multiple Devices","author":"lee","year":"2015","journal-title":"Parallel Arch and Compilation Techniques"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43659-3_50"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863726"},{"key":"ref6","article-title":"Heterogeneous parallel_for Template for CPU-GPU Chips","author":"navarro","year":"2018","journal-title":"International Journal of Parallel Programming"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S1665-6423(14)71676-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2884045.2884051"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544163"},{"key":"ref2","article-title":"An approach to optimise the energy efficiency of iterative computation on integrated gpucpu systems","volume":"73","author":"garz\u00f3n","year":"2016","journal-title":"The Journal of Supercomputing"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR.2016.0077"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482794"}],"event":{"name":"2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)","start":{"date-parts":[[2018,9,24]]},"location":"Lyon, France","end":{"date-parts":[[2018,9,27]]}},"container-title":["2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8638685\/8645847\/08645867.pdf?arnumber=8645867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T04:51:50Z","timestamp":1643259110000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cahpc.2018.8645867","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}