{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T11:35:34Z","timestamp":1730201734305,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/cahpc.2018.8645886","type":"proceedings-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T23:19:26Z","timestamp":1550791166000},"page":"242-249","source":"Crossref","is-referenced-by-count":0,"title":["Predicting the Performance Impact of Increasing Memory Bandwidth for Scientific Workflows"],"prefix":"10.1109","author":[{"given":"Nelson Mimura","family":"Gonzalez","sequence":"first","affiliation":[]},{"given":"Jose","family":"Brunheroto","sequence":"additional","affiliation":[]},{"given":"Fausto","family":"Artico","sequence":"additional","affiliation":[]},{"given":"Yoonho","family":"Park","sequence":"additional","affiliation":[]},{"given":"Tereza","family":"Carvalho","sequence":"additional","affiliation":[]},{"given":"Charles Christian","family":"Miers","sequence":"additional","affiliation":[]},{"given":"Mauricio Aronne","family":"Pillon","sequence":"additional","affiliation":[]},{"given":"Guilherme Piegas","family":"Koslovski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Prefetching Vs the Memory System Optimizations for Multi-Core Server Platforms","year":"2007","author":"srinivasan","key":"ref10"},{"journal-title":"Memory Bound vs Compute Bound A Quantitative Study of Cache and Memory Bandwidth in High Performance Applications","year":"2011","author":"hutcheson","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.641593"},{"journal-title":"Hybrid Memory Cube Consortium","year":"2015","key":"ref13"},{"journal-title":"High-bandwidth Memory (HBM) DRAM","year":"2015","key":"ref14"},{"key":"ref15","first-page":"71","volume":"47","author":"patterson","year":"2004","journal-title":"Latency Lags Bandwith"},{"key":"ref16","first-page":"76","volume":"32","author":"chou","year":"2004","journal-title":"Microarchitecture Optimizations for Exploiting Memory-Level Parallelism"},{"journal-title":"IBM Power Systems S822LC - Technical Overview and Introduction","year":"2015","author":"caldeira","key":"ref17"},{"journal-title":"Sustainable Memory Bandwidth in Current High Performance Computers","year":"1995","author":"mccalpin","key":"ref18"},{"journal-title":"GTC-P","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2200\/S00201ED1V01Y200907CAC007"},{"key":"ref6","article-title":"Why aren't operating systems getting faster as fast as hardware","author":"ousterhout","year":"1990","journal-title":"USENIX Summer Citeseer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818955"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2007","author":"jacob","key":"ref8"},{"key":"ref7","first-page":"2","article-title":"It's the memory, stupid","volume":"10","author":"sites","year":"1996","journal-title":"Microprocessor Report"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647747"},{"journal-title":"Computer Architecture Fifth Edition A Quantitative Approach","year":"2011","author":"hennessy","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"journal-title":"HPCG","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446083"},{"journal-title":"Milc","year":"0","key":"ref21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835948"}],"event":{"name":"2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)","start":{"date-parts":[[2018,9,24]]},"location":"Lyon, France","end":{"date-parts":[[2018,9,27]]}},"container-title":["2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8638685\/8645847\/08645886.pdf?arnumber=8645886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T08:18:27Z","timestamp":1643271507000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/cahpc.2018.8645886","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}