{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T04:01:55Z","timestamp":1769832115995,"version":"3.49.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/cahpc.2018.8645903","type":"proceedings-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T18:19:26Z","timestamp":1550773166000},"page":"189-196","source":"Crossref","is-referenced-by-count":8,"title":["Phase-Based Data Placement Scheme for Heterogeneous Memory Systems"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Laghari","sequence":"first","affiliation":[]},{"given":"Najeeb","family":"Ahmad","sequence":"additional","affiliation":[]},{"given":"Didem","family":"Unat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2011","journal-title":"JEDEC Wide I\/O Single Data Rate JESC 229 JEDEC"},{"key":"ref11","year":"2013","journal-title":"JEDEC High Bandwidth Memory (HBM) DRAM JESC 235 JEDEC"},{"key":"ref12","author":"jeffers","year":"2016","journal-title":"Intel Xeon Phi Processor High Performance Programming Knights Landing"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2017.24"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.89"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1109\/CLUSTER.2014.6968756","article-title":"Toward the efficient use of multiple explicitly managed memory subsystems","author":"pe\u00f1a","year":"2014","journal-title":"2014 IEEE International Conference on Cluster Computing (CLUSTER) CLUSTER"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38750-0_15"},{"key":"ref3","author":"cantalupo","year":"0","journal-title":"Memkind An extensible heap memory manager for heterogeneous memory platforms and mixed memory policies"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref8","first-page":"15:1","article-title":"Data tiering in heterogeneous memory systems","author":"dulloor","year":"2016","journal-title":"Proceedings of the Eleventh European Conference on Computer Systems EuroSys '16"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2016.05.323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1145\/2989081.2989129","article-title":"Prefetching as a potentially effective technique for hybrid memory optimization","author":"islam","year":"2016","journal-title":"Proceedings of the Second International Symposium on Memory Systems ser MEMSYS '16"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/Co-HPC.2014.4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2013.05.004"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1177\/1094342006064482"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/CLUSTER.2017.50","article-title":"Automating the application data placement in hybrid memory systems","author":"servat","year":"2017","journal-title":"Cluster Computing (CLUSTER) 2017 IEEE International Conference on"},{"key":"ref24","first-page":"209","article-title":"Access pattern-aware data placement for hybrid dram\/nvm memories","volume":"29","author":"unat erten","year":"2017","journal-title":"Turkish Journal of Electrical Engineering and Computer Sciences"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1177\/1094342014568690"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126923"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045469"}],"event":{"name":"2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)","location":"Lyon, France","start":{"date-parts":[[2018,9,24]]},"end":{"date-parts":[[2018,9,27]]}},"container-title":["2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8638685\/8645847\/08645903.pdf?arnumber=8645903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:55:34Z","timestamp":1643252134000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/cahpc.2018.8645903","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}