{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:16:33Z","timestamp":1725794193533},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/cahpc.2018.8645905","type":"proceedings-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T23:19:26Z","timestamp":1550791166000},"page":"197-200","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting Compute Caches for Memory Bound Vector Operations"],"prefix":"10.1109","author":[{"given":"Joao","family":"Vieira","sequence":"first","affiliation":[]},{"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Tomas","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[]},{"given":"Gabriel","family":"Falcao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"997","article-title":"MB-LITE: A robust, light-weight soft-core implementation of the microblaze architecture","author":"kranenburg","year":"2010","journal-title":"DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241340"},{"key":"ref10","first-page":"600","article-title":"parallel automata processor","author":"subramaniyan","year":"2017","journal-title":"ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"}],"event":{"name":"2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)","start":{"date-parts":[[2018,9,24]]},"location":"Lyon, France","end":{"date-parts":[[2018,9,27]]}},"container-title":["2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8638685\/8645847\/08645905.pdf?arnumber=8645905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T06:00:58Z","timestamp":1643263258000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cahpc.2018.8645905","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}