{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:48:45Z","timestamp":1776955725716,"version":"3.51.4"},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/cahpc.2018.8645906","type":"proceedings-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T23:19:26Z","timestamp":1550791166000},"page":"322-329","source":"Crossref","is-referenced-by-count":72,"title":["On the Resilience of RTL NN Accelerators: Fault Characterization and Mitigation"],"prefix":"10.1109","author":[{"given":"Behzad","family":"Salami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian Cristal","family":"Kestelman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.32"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.117"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368656"},{"key":"ref32","article-title":"ThUnderVolt: Enabling Aggressive Voltage Under-scaling and Timing Error Resilience for Energy Efficient Deep Neural Network Accelerators","author":"zhang","year":"2018","journal-title":"DAC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/72.363479"},{"key":"ref37","article-title":"SRAM voltage scaling for energy-efficient convolutional neural networks","author":"yang","year":"2017","journal-title":"ISQED"},{"key":"ref36","article-title":"14.3 a 28nm SoC with a 1.2 ghz 568nj\/prediction sparse Deep-Neural-Network engine with.; 0.1 timing error rate tolerance for IOT applications","author":"whatmough","year":"2017","journal-title":"ISSCC"},{"key":"ref35","article-title":"Comprehensive Evaluation of Supply Voltage Under-scaling in FPGA on-chip Memories","author":"salami","year":"2018","journal-title":"Micro"},{"key":"ref34","article-title":"MATIC: Learning around errors for efficient low-voltage neural network accelerators","author":"sung","year":"2018","journal-title":"DATE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.04.016"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref11","article-title":"Applying TMR in hardware accelerators generated by high-level synthesis design flow for mitigating multiple bit upsets in SRAM-based FPGAs","author":"dos santos","year":"2017","journal-title":"ARC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref13","author":"blackard","year":"1998","journal-title":"Comparison of Neural Networks and Discriminant Analysis in Predicting Forest Cover Types"},{"key":"ref14","author":"cardoso-cachopo","year":"2007","journal-title":"Improving Methods for Single-label Text Categorization"},{"key":"ref15","year":"0","journal-title":"Bluespec Co"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref17","author":"guo","year":"2017","journal-title":"A Survey of FPGA Based Neural Network Accelerator"},{"key":"ref18","article-title":"Deep learning with limited numerical precision","author":"gupta","year":"2015","journal-title":"ICML"},{"key":"ref19","article-title":"Single-event upset mitigation for xilinx FPGA block memories","author":"miller","year":"2007","journal-title":"Xilinx Application Note"},{"key":"ref28","article-title":"A defect-tolerant accelerator for emerging highperformance applications","author":"temam","year":"2012","journal-title":"ISCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref6","article-title":"A Demo of FPGA Aggressive Voltage Downscaling: Power and Reliability Tradeoffs","author":"salami","year":"2018","journal-title":"FPL"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1162\/0899766053723096"},{"key":"ref5","article-title":"Fault Characterization Through FPGA Undervolting","author":"salami","year":"2018","journal-title":"FPL"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2648978"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.57"},{"key":"ref1","article-title":"A high performance FPGA-based accelerator for large-scale convolutional neural networks","author":"li","year":"2016","journal-title":"FPL"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.32"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227249"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3084447"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279793"},{"key":"ref24","year":"0","journal-title":"MathWorks"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.058"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968338"},{"key":"ref25","year":"0","journal-title":"MathWorks"}],"event":{"name":"2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)","location":"Lyon, France","start":{"date-parts":[[2018,9,24]]},"end":{"date-parts":[[2018,9,27]]}},"container-title":["2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8638685\/8645847\/08645906.pdf?arnumber=8645906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T04:54:57Z","timestamp":1643259297000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/cahpc.2018.8645906","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}