{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T14:33:45Z","timestamp":1768314825354,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T00:00:00Z","timestamp":1764028800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T00:00:00Z","timestamp":1764028800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,25]]},"DOI":"10.1109\/candarw68385.2025.00069","type":"proceedings-article","created":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T18:20:34Z","timestamp":1768242034000},"page":"360-364","source":"Crossref","is-referenced-by-count":0,"title":["Pseudo-SMT Processor with Context Cache"],"prefix":"10.1109","author":[{"given":"Moyo","family":"Yanagi","sequence":"first","affiliation":[{"name":"Keio University Kohoku-ku,Graduate School of Science and Technology,Yokohama-shi,Kanagawa,Japan,223-8852"}]},{"given":"Nobuyuki","family":"Yamasaki","sequence":"additional","affiliation":[{"name":"Keio University Kohoku-ku,Graduate School of Science and Technology,Yokohama-shi,Kanagawa,Japan,223-8852"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Real-Time Systems","author":"Liu","year":"2021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.20965\/jrm.2005.p0130"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CANDARW60564.2023.00014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3568562.3568634"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CANDARW.2019.00027"},{"key":"ref6","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","volume-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture","author":"Tullsen"},{"key":"ref7","article-title":"Core-Local Interrupt Controller (CLIC) RISCV Privileged Architecture Extension","year":"2022"},{"key":"ref8","article-title":"RISC-V Advanced Core Local Interruptor Specification","volume":"1.0-rc4 (stable)","year":"2022"},{"key":"ref9","article-title":"The RISC-V Instruction Set Manual: Volume II Privileged Architecture","volume-title":"RISC-V Foundation, Tech. Rep.","volume":"20250508, Ratified","year":"2025"},{"key":"ref10","article-title":"The RISC-V Instruction Set Manual: Volume I Unprivileged Architecture","volume-title":"RISC-V Foundation, Tech. Rep.","volume":"20250508","year":"2025"},{"key":"ref11","article-title":"SiFive Interrupt Cookbook","volume-title":"Tech. Rep.","volume":"1.2","year":"2020"},{"key":"ref12","article-title":"xv6: Simple, Unix-like Teaching Operating System","author":"Cox","year":"2020"}],"event":{"name":"2025 Thirteenth International Symposium on Computing and Networking Workshops (CANDARW)","location":"Yamagata, Japan","start":{"date-parts":[[2025,11,25]]},"end":{"date-parts":[[2025,11,28]]}},"container-title":["2025 Thirteenth International Symposium on Computing and Networking Workshops (CANDARW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11318850\/11318884\/11318911.pdf?arnumber=11318911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T09:03:40Z","timestamp":1768295020000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11318911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,25]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/candarw68385.2025.00069","relation":{},"subject":[],"published":{"date-parts":[[2025,11,25]]}}}