{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:55:18Z","timestamp":1729641318553,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cases.2013.6662514","type":"proceedings-article","created":{"date-parts":[[2013,11,27]],"date-time":"2013-11-27T16:53:08Z","timestamp":1385571188000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator"],"prefix":"10.1109","author":[{"given":"Lovic","family":"Gauthier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinya","family":"Ueno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1543136.1542456"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1509288.1509293"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2209285.2209289"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1375634.1375640"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2107763.2107773"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.11"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253584"},{"key":"23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: A many-core x86 architecture for visual computing","volume":"27","author":"seiler","year":"2008","journal-title":"ACM Trans Graph"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/237721.237727"},{"key":"25","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/ISCA.2004.1310759","article-title":"Evaluation of the raw microprocessor: An exposedwire-delay architecture for ilp and streams","author":"taylor","year":"2004","journal-title":"Computer Architecture 2004 Proceedings 31st Annual International Symposium on"},{"journal-title":"Polly - Polyhedral Optimization in Llvm","year":"2011","author":"tobias","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"journal-title":"The Polyhedral Benchmark Suite","year":"0","key":"28"},{"key":"29","first-page":"948","article-title":"Virtual memory window for application-specific reconfigurable coprocessors","author":"vuletic","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1749603.1749604"},{"key":"2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2063384.2063400","article-title":"Cudadma: Optimizing gpu memory bandwidth via warp specialization","author":"bauer","year":"2011","journal-title":"Proceedings of 2011 International Conference for High Performance Computing Networking Storage and Analysis SC '11"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994945"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003702"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/277652.277668"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016608"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_21"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723119"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967699"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007472"}],"event":{"name":"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648478\/6662498\/06662514.pdf?arnumber=6662514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:16:36Z","timestamp":1498086996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6662514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/cases.2013.6662514","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}