{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:27:34Z","timestamp":1729618054978,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cases.2013.6662518","type":"proceedings-article","created":{"date-parts":[[2013,11,27]],"date-time":"2013-11-27T16:53:08Z","timestamp":1385571188000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["Hardware acceleration for programs in SSA form"],"prefix":"10.1109","author":[{"given":"Manuel","family":"Mohr","sequence":"first","affiliation":[]},{"given":"Artjom","family":"Grudnitsky","sequence":"additional","affiliation":[]},{"given":"Tobias","family":"Modschiedler","sequence":"additional","affiliation":[]},{"given":"Lars","family":"Bauer","sequence":"additional","affiliation":[]},{"given":"Sebastian","family":"Hack","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Register Allocation for Programs in SSA Form","year":"2007","author":"hack","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71229-9_8"},{"journal-title":"Gurobi Optimizer Reference Manual","year":"2012","key":"18"},{"key":"15","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1145\/190787.190804","article-title":"Are multiport memories physically feasible?","volume":"22","author":"forsell","year":"1994","journal-title":"SIGArch Computer Architecture News"},{"journal-title":"Alti VecTM Technology Programming Interface Manual","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038708"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272311"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870409"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"21","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1007\/11688839_20","article-title":"Register allocation for programs in SSA form","author":"hack","year":"2006","journal-title":"Compiler Construction"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1379022.1375610"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"journal-title":"Intel\ufffd Architecture Instruction Set Extensions Programming Reference","year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"25","first-page":"1","article-title":"The java hotspot? server compiler","author":"paleczny","year":"2001","journal-title":"Symposium on Java? Virtual Machine Research and Technology Symposium (JVM)"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1011508.1011512"},{"key":"27","first-page":"315","article-title":"Register allocation via coloring of chordal graphs","author":"pereira","year":"2005","journal-title":"APLAS"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1007\/s10817-007-9096-8"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/40.877952"},{"key":"3","first-page":"41","article-title":"QEMU, a fast and portable dynamic translator","author":"bellard","year":"2005","journal-title":"USENIX Annual Technical Conference"},{"journal-title":"Aeroflex Gaisler","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177575"},{"journal-title":"The Llvm Compiler Infrastructure Project","year":"0","key":"1"},{"journal-title":"The SPARC Architecture Manual","year":"0","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450119"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.26"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991511"},{"key":"5","article-title":"Register allocation: What does the NP-completeness proof of chaitin et al. Really prove? Or revisiting register allocation: Why and How?","author":"bouchez","year":"2006","journal-title":"LCPC"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811214"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_12"},{"key":"8","article-title":"Firm-A graph-based intermediate representation","author":"braun","year":"2011","journal-title":"Technical Report 35"}],"event":{"name":"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648478\/6662498\/06662518.pdf?arnumber=6662518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T01:25:55Z","timestamp":1564881955000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6662518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/cases.2013.6662518","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}