{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:13:04Z","timestamp":1729624384569,"version":"3.28.0"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/cases.2013.6662527","type":"proceedings-article","created":{"date-parts":[[2013,11,27]],"date-time":"2013-11-27T16:53:08Z","timestamp":1385571188000},"page":"1-10","source":"Crossref","is-referenced-by-count":4,"title":["SPM-Sieve: A framework for assisting data partitioning in scratch pad memory based systems"],"prefix":"10.1109","author":[{"given":"Prasenjit","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"35","article-title":"Allocation of global data objects in on-chip ram","author":"sjodin","year":"1998","journal-title":"Compiler and Architecture Support for Embedded Computing Systems"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"year":"0","key":"36"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1109\/ICCAD.2004.1382603","article-title":"Hardware\/software managed scratchpad memory for embedded system","author":"janapsatya","year":"2004","journal-title":"Proceedings of the 2004 IEEE\/ACM International Conference on Computer-aided Design (ICCAD)"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522319"},{"key":"34","first-page":"214","article-title":"Reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450145"},{"key":"13","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"2011","journal-title":"International Conference for High Performance Computing Networking Storage and Analysis (SC)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380440"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375570"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1177\/1094342006064482"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024753"},{"journal-title":"Practical Experiences with Modern Parallel Performance Analysis Tools An Evaluation","year":"0","author":"leko","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796548"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681632"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1145\/1879021.1879030"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243809"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878942"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.27"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764685"},{"key":"25","article-title":"Vector class on limited local memory (LLM) multi-core processors","author":"lu","year":"2011","journal-title":"Proceedings of the 2011 International Conference on Compilers Architectures and Synthesis for Embedded Systems (CASES)"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997190"},{"journal-title":"Motorola Cold Fire MCF5XXX Processor Family","year":"0","key":"27"},{"key":"28","article-title":"KOJAK - A tool set for automatic performance analysis of parallel programs","author":"mohr","year":"2003","journal-title":"Proceedings of the European Conference on Parallel Computing"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1375634.1375640"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"2","article-title":"The next generation of intel IXP network processors","volume":"6","author":"adiletta","year":"2002","journal-title":"Intel Technology Journal"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243810"},{"year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919637"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"journal-title":"The ARM architecture Version 6 (ARMv6)","year":"2002","author":"brash","key":"6"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582323"},{"key":"5","article-title":"Reuse distance as a metric for cache behavior","author":"beyls","year":"2001","journal-title":"Proceedings of IASTED Conference on Parallel and Distributed Computing and Systems (PDCS01)"},{"journal-title":"NVIDIAs Next Generation CUDA Compute Architecture FERMI Technical Report","year":"0","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1133956.1133970"},{"journal-title":"Paraver - Parallel Program Visualization and Analysis tool - REFERENCE MANUAL","year":"2001","key":"9"},{"key":"8","article-title":"Tracebased performance analysis on cell BE","author":"biberstein","year":"2008","journal-title":"Proc IEEE Int Symp Performance Analysis of Systems and Software (ISPASS)"}],"event":{"name":"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648478\/6662498\/06662527.pdf?arnumber=6662527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,8]],"date-time":"2023-07-08T09:13:14Z","timestamp":1688807594000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6662527\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/cases.2013.6662527","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}