{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:25:37Z","timestamp":1725539137127},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/ccece.2009.5090118","type":"proceedings-article","created":{"date-parts":[[2009,6,29]],"date-time":"2009-06-29T02:25:58Z","timestamp":1246242358000},"page":"190-194","source":"Crossref","is-referenced-by-count":0,"title":["Fair-Priority-Expression-Based burst scheduling to enhance performance and fairness of shared dram systems"],"prefix":"10.1109","author":[{"family":"Lei Shi","sequence":"first","affiliation":[]},{"family":"Jun Pang","sequence":"additional","affiliation":[]},{"family":"Lei Yang","sequence":"additional","affiliation":[]},{"family":"Tiejun Zhang","sequence":"additional","affiliation":[]},{"family":"Donghui Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"1","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.1"},{"key":"6","article-title":"gaining insights into multicore cache partioning: bridging the gap between simulation and real system","author":"lin","year":"2008","journal-title":"Proceedings of HPCA-XI"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"4","first-page":"257","article-title":"memory performance attacks: denial of memory service in multi-core systems","author":"moscibroda","year":"2007","journal-title":"Proc Usenix Security Symp"},{"year":"0","key":"9","article-title":"kingston, kvr667d2n5\/1g, 1gb 128m x 64-bit ddr2-667 cl5 240-pin dimm memory module specification"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"}],"event":{"name":"2009 Canadian Conference on Electrical and Computer Engineering (CCECE 2009)","start":{"date-parts":[[2009,5,3]]},"location":"St. John's, NL","end":{"date-parts":[[2009,5,6]]}},"container-title":["2009 Canadian Conference on Electrical and Computer Engineering"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5075165\/5090078\/05090118.pdf?arnumber=5090118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T04:36:21Z","timestamp":1489811781000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ccece.2009.5090118","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}