{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:10:32Z","timestamp":1730203832501,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/ccece.2009.5090315","type":"proceedings-article","created":{"date-parts":[[2009,6,28]],"date-time":"2009-06-28T22:25:58Z","timestamp":1246227958000},"page":"1198-1203","source":"Crossref","is-referenced-by-count":4,"title":["Near-linear wirelength estimation for FPGA placement"],"prefix":"10.1109","author":[{"given":"M.","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Grewal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Areibi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Obimbo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Banerji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"13"},{"key":"11","first-page":"690","article-title":"risa: accurate and efficient placement routability modeling","volume":"1194","author":"cheng","year":"0","journal-title":"Proc IEE\/ACM Computer-Aided Design Conference"},{"year":"0","key":"12"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"1","first-page":"312","article-title":"vpr: a new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"7th"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/103724.103725"},{"year":"0","key":"7"},{"journal-title":"VLSI Physical Design Automation","year":"1995","author":"sait","key":"6"},{"journal-title":"Digital Integrated Circuits","year":"2003","author":"rabaey","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046200"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368806"},{"year":"0","key":"8"}],"event":{"name":"2009 Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2009,5,3]]},"location":"St. John's, NL, Canada","end":{"date-parts":[[2009,5,6]]}},"container-title":["2009 Canadian Conference on Electrical and Computer Engineering"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5075165\/5090078\/05090315.pdf?arnumber=5090315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T00:53:04Z","timestamp":1489798384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ccece.2009.5090315","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}