{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:55:15Z","timestamp":1725555315911},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/ccece.2011.6030406","type":"proceedings-article","created":{"date-parts":[[2011,10,5]],"date-time":"2011-10-05T10:20:50Z","timestamp":1317810050000},"page":"000048-000053","source":"Crossref","is-referenced-by-count":0,"title":["A fourth-order, low-pass, MASH ΔΣ modulator with CBSC technique in 0.18μm CMOS"],"prefix":"10.1109","author":[{"given":"Majid","family":"Zamani","sequence":"first","affiliation":[]},{"given":"Massoud","family":"Dousti","sequence":"additional","affiliation":[]},{"given":"Mehdi","family":"Taghizadeh","sequence":"additional","affiliation":[]},{"given":"Amir Hossein","family":"Abdollahi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821308"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373383"},{"key":"18","doi-asserted-by":"crossref","first-page":"1722","DOI":"10.1109\/TCSI.2008.916450","article-title":"Fourth-order cascade sigma-delta modulator using tri-level quantization and bandpass noise shaping for broadband telecommunication applications","author":"chang","year":"2008","journal-title":"IEEE Transactions on Circuits and Systems"},{"journal-title":"MATLAB Central File Exchange","year":"0","author":"schreier","key":"15"},{"journal-title":"Data Converters","year":"2007","author":"maloberti","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2037259"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-009-9390-y"},{"key":"11","first-page":"218","article-title":"A fully-differential zero-crossing-based 1.2 V 10 b 26 MS\/pipelined ADC in 65 nm CMOS","author":"shin","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"journal-title":"CMOS Circuit Design Layout and Simulation","year":"1998","author":"baker","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568684"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880372"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837247"},{"journal-title":"Title of Paper if Known","year":"0","author":"elissa","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892154"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1988.1037453"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e90-c.4.779"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884330"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696121"}],"event":{"name":"2011 24th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2011,5,8]]},"location":"Niagara Falls, ON, Canada","end":{"date-parts":[[2011,5,11]]}},"container-title":["2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6019108\/6030387\/06030406.pdf?arnumber=6030406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T03:31:34Z","timestamp":1497929494000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6030406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ccece.2011.6030406","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}