{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:33:25Z","timestamp":1725453205866},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/ccece.2011.6030605","type":"proceedings-article","created":{"date-parts":[[2011,10,5]],"date-time":"2011-10-05T10:20:50Z","timestamp":1317810050000},"page":"000977-000980","source":"Crossref","is-referenced-by-count":0,"title":["Routing architecture and algorithms for a superconductivity circuits-based computing hardware"],"prefix":"10.1109","author":[{"given":"Farhad","family":"Mehdipour","sequence":"first","affiliation":[]},{"given":"Hiroaki","family":"Honda","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Kataoka","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Murakami","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1096-987X(199709)18:12<1546::AID-JCC11>3.0.CO;2-I"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2009.2018534"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1096-987X(19990130)20:2<185::AID-JCC1>3.0.CO;2-L"},{"key":"1","first-page":"1","article-title":"Efficient and accurate FPGA-based simulator for molecular dynamics","author":"cho","year":"2008","journal-title":"Proc IEEE Int Parallel and Distributed Processing Symp (IPDPS)"},{"journal-title":"Numerical Recipes in C","year":"1988","author":"press","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1063\/1.450106"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.07.009"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.3.350"},{"journal-title":"Algorithms for VLSI Physical Design Automation","year":"1999","author":"sherwani","key":"8"}],"event":{"name":"2011 24th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2011,5,8]]},"location":"Niagara Falls, ON, Canada","end":{"date-parts":[[2011,5,11]]}},"container-title":["2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6019108\/6030387\/06030605.pdf?arnumber=6030605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:22:26Z","timestamp":1490059346000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6030605\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ccece.2011.6030605","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}