{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:39:53Z","timestamp":1729672793676,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/ccece.2011.6030618","type":"proceedings-article","created":{"date-parts":[[2011,10,5]],"date-time":"2011-10-05T14:20:50Z","timestamp":1317824450000},"page":"001036-001039","source":"Crossref","is-referenced-by-count":5,"title":["Directory-based cache coherence protocol for power-aware chip-multiprocessors"],"prefix":"10.1109","author":[{"given":"Rana E.","family":"Ahmed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad K.","family":"Dhodhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.55"},{"key":"16","first-page":"501","article-title":"Provably good multicore cache performance for divide-and-conquer algorithms","author":"blelloch","year":"2008","journal-title":"Symposium on Discrete Algorithms (SODA)"},{"key":"13","article-title":"In-network cache coherence","author":"eisley","year":"2006","journal-title":"34th International Symposium on Microarchitecture"},{"key":"14","first-page":"149","article-title":"Power-aware dynamic cache partitioning for CMPs","volume":"3","author":"kotera","year":"2008","journal-title":"Transactions on High-Performance Embedded Architectures and Compilers I"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798236"},{"key":"12","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1145\/1248377.1248398","article-title":"Proximity-aware directory-based coherence for multi-core processor architectures","author":"brown","year":"2007","journal-title":"ACM Symposium on Parallel Algorithms and Architectures"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1399972.1399982"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057728"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240600"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630095"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2006.277390"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.55497"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2007.4447739"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"}],"event":{"name":"2011 24th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2011,5,8]]},"location":"Niagara Falls, ON, Canada","end":{"date-parts":[[2011,5,11]]}},"container-title":["2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6019108\/6030387\/06030618.pdf?arnumber=6030618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,13]],"date-time":"2024-04-13T09:10:32Z","timestamp":1712999432000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6030618\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ccece.2011.6030618","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}