{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:19:28Z","timestamp":1747887568309,"version":"3.41.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ccece.2012.6335043","type":"proceedings-article","created":{"date-parts":[[2012,10,24]],"date-time":"2012-10-24T20:33:06Z","timestamp":1351110786000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A low power D<sup>3<\/sup>L 16-bit radix- 4 pipelined SRT divider"],"prefix":"10.1109","author":[{"given":"Shirin","family":"Pourashraf","sequence":"first","affiliation":[{"name":"ECE Dept, Isfahan University of Technology, 84156-83111 Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sayed Masoud","family":"Sayedi","sequence":"additional","affiliation":[{"name":"ECE Dept, Isfahan University of Technology, 84156-83111 Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676986"},{"key":"13","article-title":"Design of High-radix VLSI Dividers without Quotient Selection Tables","volume":"e84 a","author":"aoki","year":"2001","journal-title":"IEICE Trans Fundamentals"},{"journal-title":"The VLSI Handbook","year":"2000","author":"chen","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2000.848642"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1002\/0471741426"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857205"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.475708"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"10","article-title":"Design-Space Exploration of Energy-Delay-Area","author":"purohit","year":"0","journal-title":"22nd International Conference on VLSI Design Efficient Coarse-Grain Reconfigurable Data Path 2009"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2010187"},{"key":"6","first-page":"257","article-title":"Comparison of a 17b multiplier in dual-rail Domino and in dual-rail D3L (D4L) logic styles","volume":"3","author":"rafati","year":"2002","journal-title":"Proc ISCAS"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.883171"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2000.916414"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0099"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11802-9_40"}],"event":{"name":"2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2012,4,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2012,5,2]]}},"container-title":["2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6329166\/6334811\/06335043.pdf?arnumber=6335043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:37:54Z","timestamp":1747849074000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6335043\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ccece.2012.6335043","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}