{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:11:48Z","timestamp":1725516708563},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/ccece.2013.6567808","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T16:13:48Z","timestamp":1375373628000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["The design of 2.4GHz continuous time band-pass delta-sigma AD modulator"],"prefix":"10.1109","author":[{"given":"Haijun","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Radio Frequency Digital-to-Analog Converter","year":"2003","author":"luschas","key":"3"},{"key":"2","first-page":"107","article-title":"Study of Q factor and loop delay effects of continuous time Delta-Sigma AD modulators","author":"lin","year":"2010","journal-title":"IEICE Transactions J93-A2 IEICE Japan"},{"journal-title":"Continuous-Time Delta-Sigma High Speed A\/D Conversion","year":"2002","author":"cherry","key":"1"},{"key":"7","first-page":"470","article-title":"A 4ghz ct ? adc with 70db dr and-74dbfs thd in 125mhz bw","author":"bolatkale","year":"2011","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"6","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1109\/ASSCC.2008.4708802","article-title":"A 2.4ghz 40mw 40db sfdr 60mhz bandwidth mirrored-image rf bandpass delta-sigma adc in 90nm cmos","author":"ryckaert","year":"2008","journal-title":"IEEE Asian Solid-State Circuits Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1541\/ieejeiss.129.1483"},{"journal-title":"Digital Control System","year":"1990","author":"phillips","key":"4"},{"key":"8","first-page":"54","article-title":"A 2-GHz direct sampling deltasigma tunable receiver with 40-GHz sampling clock and on-chip PLL","author":"chalvatzis","year":"2007","journal-title":"Symposium on VLSI Circuit Digest of Technical Papers"}],"event":{"name":"2013 26th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2013,5,5]]},"location":"Regina, SK, Canada","end":{"date-parts":[[2013,5,8]]}},"container-title":["2013 26th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6547899\/6567660\/06567808.pdf?arnumber=6567808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T04:49:46Z","timestamp":1596257386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567808\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ccece.2013.6567808","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}