{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T20:00:10Z","timestamp":1762459210517,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/ccece.2014.6901052","type":"proceedings-article","created":{"date-parts":[[2014,9,26]],"date-time":"2014-09-26T15:29:34Z","timestamp":1411745374000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Testing current mode two-input logic gates"],"prefix":"10.1109","author":[{"given":"S.H.","family":"Amer","sequence":"first","affiliation":[]},{"given":"A.S.","family":"Emara","sequence":"additional","affiliation":[]},{"given":"R. Mohie","family":"El-Din","sequence":"additional","affiliation":[]},{"given":"M.M.","family":"Fouad","sequence":"additional","affiliation":[]},{"given":"A.H.","family":"Madian","sequence":"additional","affiliation":[]},{"given":"H.H.","family":"Amer","sequence":"additional","affiliation":[]},{"given":"M.B.","family":"Abdelhalim","sequence":"additional","affiliation":[]},{"given":"H.H.","family":"Draz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","first-page":"653","article-title":"Implementation of MCML universal logic gate for 10GHz-range in 0.13?m CMOS technology","volume":"2","author":"khabiri","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Circuits and Systems Vancouver"},{"key":"16","first-page":"211","article-title":"High speed full swing current mode BiCmos logical operators","volume":"20","author":"delavar","year":"2007","journal-title":"IJE Trans A Basics"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-0445-3","author":"cao","year":"2011","journal-title":"Predictive Technology Model for Robust Nanoelectronic Design"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852457"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.860119"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.801195"},{"journal-title":"Analysis and Design of Analog Integrated Circuits","year":"2000","author":"gray","key":"2"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"1996","author":"rabaey","key":"1"},{"key":"10","first-page":"511","article-title":"Defect-oriented vs schematic-level based fault simulation for mixedsignal ICs","author":"olbrich","year":"1996","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857099"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2011.6177397"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2010.5631512"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.509864"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/BF00713981"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.4236\/cs.2013.44049"}],"event":{"name":"2014 IEEE 27th Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2014,5,4]]},"location":"Toronto, ON, Canada","end":{"date-parts":[[2014,5,7]]}},"container-title":["2014 IEEE 27th Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6893068\/6900900\/06901052.pdf?arnumber=6901052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:13:15Z","timestamp":1498151595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6901052\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ccece.2014.6901052","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}