{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:35:46Z","timestamp":1725543346874},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/ccece.2015.7129165","type":"proceedings-article","created":{"date-parts":[[2015,6,26]],"date-time":"2015-06-26T18:04:53Z","timestamp":1435341893000},"page":"87-91","source":"Crossref","is-referenced-by-count":0,"title":["Enhanced placement algorithm for FPGAs using sparse circuit"],"prefix":"10.1109","author":[{"given":"Bahman","family":"Tavassoli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farah","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaamran","family":"Raahemifar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"307","article-title":"FPGAplacement and routing using particle swarm optimization","author":"gudise","year":"2004","journal-title":"VLSI 2004 Proceedings IEEE Computer society Annual Symposium on"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2009.4983014"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR:A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"5th International Workshop on Field-Programmable Logic and Applications"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11767-014-4013-x"},{"key":"ref4","first-page":"690","article-title":"RISA: Accurate and Efficient Placement Routability Modeling","author":"cheng","year":"1994","journal-title":"DAC"},{"article-title":"FPGA Architecture","year":"2008","author":"kuon","key":"ref3"},{"key":"ref6","first-page":"1339","article-title":"FPGA placement by using combined analytical and simulated annealing methods","author":"lim","year":"2012","journal-title":"Computing and Convergence Technology (ICCCT) 2012 7th International Conference on"},{"key":"ref5","first-page":"439","article-title":"Architecture-adaptive range limit windowing for simulated annealing FPGA placement","author":"eguro","year":"2005","journal-title":"Proc 42nd Annu DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2005.1611450"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CADCG.2009.5246838"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2013.6557578"}],"event":{"name":"2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2015,5,3]]},"location":"Halifax, NS, Canada","end":{"date-parts":[[2015,5,6]]}},"container-title":["2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7120003\/7129089\/07129165.pdf?arnumber=7129165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T10:37:38Z","timestamp":1498214258000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7129165\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ccece.2015.7129165","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}