{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T16:57:33Z","timestamp":1763830653197},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/ccece.2015.7129485","type":"proceedings-article","created":{"date-parts":[[2015,6,26]],"date-time":"2015-06-26T22:04:53Z","timestamp":1435356293000},"page":"1403-1408","source":"Crossref","is-referenced-by-count":1,"title":["A novel asymmetrical SRAM cell tolerant to soft errors"],"prefix":"10.1109","author":[{"given":"Lixiang","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanqing","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2032090"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206505"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2170201"},{"key":"ref13","article-title":"Layout method for soft-error hard electronics, and radiation hardened logic cell","author":"lilja","year":"2009","journal-title":"U S patent pending"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0818-5_2"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304658"},{"key":"ref16","first-page":"203","article-title":"LEAP: layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"lee","year":"2010","journal-title":"Proc IEEE Int Reliability Phys Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2168611"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2273437"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558930"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.490909"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548564"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299573"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860684"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2206814"}],"event":{"name":"2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2015,5,3]]},"location":"Halifax, NS, Canada","end":{"date-parts":[[2015,5,6]]}},"container-title":["2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7120003\/7129089\/07129485.pdf?arnumber=7129485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:12:09Z","timestamp":1490382729000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7129485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ccece.2015.7129485","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}