{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:58:49Z","timestamp":1729609129346,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ccece.2017.7946812","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T17:25:48Z","timestamp":1497979548000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Systolic design space exploration of polynomial division over GF(m<sup>2<\/sup>)"],"prefix":"10.1109","author":[{"given":"Ibrahim H.","family":"Hazmi","sequence":"first","affiliation":[]},{"given":"Fayez","family":"Gebali","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58419-6_81"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2010.5501903"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2001.957437"},{"key":"ref13","first-page":"206","article-title":"Fast inverters and dividers for finite field $\\mathrm{GF}\\ (2^{m})$","author":"horng","year":"1994","journal-title":"IEEE APCCAS'94"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1049\/ip-cdt:19982092","article-title":"Hardware-efficient systolic architecture for inversion and division in $\\mathrm{GF}(2^{m})$","volume":"145","author":"guo","year":"1998","journal-title":"IEE Proceedings-Computers and Digital Techniques"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1993.397173"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/800206.806399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.5009415"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/9780470932025"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"2007","author":"parhi","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-94-007-2987-2","volume":"149","author":"deschamps","year":"2012","journal-title":"Guide to FPGA Implementation of Arithmetic Functions"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.07.006"},{"key":"ref5","first-page":"23","article-title":"New systolic array architecture for finite field inversion","volume":"40","author":"ibrahim","year":"2017","journal-title":"CJECE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.35844"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009358"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.cam.2013.08.011"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2015.0461"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.238496"}],"event":{"name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2017,4,30]]},"location":"Windsor, ON","end":{"date-parts":[[2017,5,3]]}},"container-title":["2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7938141\/7946583\/07946812.pdf?arnumber=7946812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T07:18:13Z","timestamp":1569482293000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7946812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ccece.2017.7946812","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}