{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:03:45Z","timestamp":1730203425849,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/ccece.2018.8447736","type":"proceedings-article","created":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T21:54:56Z","timestamp":1535666096000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["An Energy-Efficient Cache Architecture for Chip-Multiprocessors Based on Non-Uniformity Accesses"],"prefix":"10.1109","author":[{"given":"Pooneh","family":"Safayenikoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arghavan","family":"Asad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farah","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref11","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref12","article-title":"An energy-efficient heterogeneous memory architecture for future dark silicon embedded chip-multiprocessors","author":"onsori","year":"2016","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2994133.2994136"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918344"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1016\/j.micpro.2017.03.011","article-title":"Optimization-based power and thermal management for dark silicon aware 3D chip multiprocessors using heterogeneous cache hierarchy","author":"asad","year":"2017","journal-title":"Microprocessors and Microsystems 51"},{"key":"ref6","first-page":"1","article-title":"Implementing a hybrid SRAM\/eDRAM NUCA architecture. In High Performance Computing","author":"lira","year":"2011","journal-title":"18th IEEE International Conference of HiPC"},{"key":"ref5","first-page":"1","article-title":"Exploiting the Nonuniformity of Write Accesses to Design High-Endurance Hybrid Last Level Cache in 3D CMP","author":"safayenikoo","year":"2017","journal-title":"Electrical and Computer Engineering (CCECE) 2017 IEEE 30th Canadian Conference on"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627661"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747938"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/2024723.2000108","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref9","article-title":"Running PARSEC 2.1 on M5","author":"gebhart","year":"2009","journal-title":"The University of Texas at Austin Department of Computer Science Tech Rep"}],"event":{"name":"2018 IEEE 31st Canadian Conference on Electrical & Computer Engineering (CCECE)","start":{"date-parts":[[2018,5,13]]},"location":"Quebec City, QC","end":{"date-parts":[[2018,5,16]]}},"container-title":["2018 IEEE Canadian Conference on Electrical & Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8426058\/8447529\/08447736.pdf?arnumber=8447736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:39:04Z","timestamp":1643215144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8447736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ccece.2018.8447736","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}