{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:55:50Z","timestamp":1725594950760},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T00:00:00Z","timestamp":1557014400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T00:00:00Z","timestamp":1557014400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T00:00:00Z","timestamp":1557014400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5,5]]},"DOI":"10.1109\/ccece.2019.8861876","type":"proceedings-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T19:26:01Z","timestamp":1570735561000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Reconfigurable Hybrid Cache Hierarchy in 3D Chip-Multi Processors Based on a Convex optimization Method"],"prefix":"10.1109","author":[{"given":"Furat","family":"AL-Obaidy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arghavan","family":"Asad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farah","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333720"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265338"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref13","first-page":"123","article-title":"System-level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp on High-Perform Comput Arch (HPCA)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555794"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84800-155-8_7"},{"journal-title":"Noxim Network-on-chip simulator","year":"2010","author":"palesi","key":"ref19"},{"key":"ref4","first-page":"373","article-title":"An energy efficient non-uniform Last Level Cache Architecture in 3D chip-multiprocessors","author":"safaie","year":"2017","journal-title":"Proc 18th IEEE Int Symp Qual Electron Des (ISQED)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2017.8016154"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref8","first-page":"1","article-title":"HaDeS: Architectural synthesis for heterogeneous dark silicon chip multiprocessors","author":"turakhia","year":"2013","journal-title":"Proc 50th Annu Des Auto Conf (DAC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382159"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000074"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.023"},{"key":"ref20","first-page":"22","author":"muralimanohar","year":"2009","journal-title":"CACTI 6 0 A Tool to Model Large Caches"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"ref24","first-page":"13","article-title":"Evaluating MapReduce for multicore and multiprocessor systems","author":"ranger","year":"2007","journal-title":"IEEE 13th Int Symp High-Perform Comp Architecture"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"event":{"name":"2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2019,5,5]]},"location":"Edmonton, AB, Canada","end":{"date-parts":[[2019,5,8]]}},"container-title":["2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8852749\/8861512\/08861876.pdf?arnumber=8861876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T11:28:55Z","timestamp":1658143735000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8861876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,5]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ccece.2019.8861876","relation":{},"subject":[],"published":{"date-parts":[[2019,5,5]]}}}