{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:54:46Z","timestamp":1725594886170},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T00:00:00Z","timestamp":1557014400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T00:00:00Z","timestamp":1557014400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T00:00:00Z","timestamp":1557014400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5,5]]},"DOI":"10.1109\/ccece.2019.8861896","type":"proceedings-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T23:26:01Z","timestamp":1570749961000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Accelerator for Nuclei Detection in Histopathology Images"],"prefix":"10.1109","author":[{"given":"Raju","family":"Machupalli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haonan","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mrinal","family":"Mandal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JBHI.2016.2544245"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCB.2012.2228639"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-03939-7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/83.217222"},{"journal-title":"DE2i-150 FPGA Development Board Specifications and Architecture","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/34.1000236"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2015.02.023"},{"journal-title":"MathWorks Inc","year":"2019","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1136\/bmj.298.6675.707"}],"event":{"name":"2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2019,5,5]]},"location":"Edmonton, AB, Canada","end":{"date-parts":[[2019,5,8]]}},"container-title":["2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8852749\/8861512\/08861896.pdf?arnumber=8861896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:46:24Z","timestamp":1658155584000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8861896\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ccece.2019.8861896","relation":{},"subject":[],"published":{"date-parts":[[2019,5,5]]}}}