{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:07:03Z","timestamp":1730203623842,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,12]],"date-time":"2021-09-12T00:00:00Z","timestamp":1631404800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,12]],"date-time":"2021-09-12T00:00:00Z","timestamp":1631404800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,12]],"date-time":"2021-09-12T00:00:00Z","timestamp":1631404800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,12]]},"DOI":"10.1109\/ccece53047.2021.9569051","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T17:13:38Z","timestamp":1635268418000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Modeling of MoS2 Tunnel Field Effect Transistor in Verilog-A for VLSI Circuit Design"],"prefix":"10.1109","author":[{"given":"Md. Azmot","family":"Ullah Khan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naheem Olakunle","family":"Adesina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921898"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2015.7324708"},{"journal-title":"III-V tunnel FET model manual The Pennsylvania state university","year":"2015","author":"liu","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2016.013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201505154"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785544"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/tee.20125"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.165341"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280015"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.12928\/eei.v2i3.206"},{"key":"ref4","first-page":"1","article-title":"An ultra-Low power MoS2 tunnel field effect transistor PLL design for IoT applications","author":"adesina","year":"0","journal-title":"2021 IEEE International IOT Electronics and Mechatronics Conference (IEMTRONICS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2496158"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1039\/C5NR01052G"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2257633"},{"journal-title":"Verilog-AMS Language Reference Manual","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"136805","DOI":"10.1103\/PhysRevLett.105.136805","article-title":"Atomically thin MoS2: A new direct-gap semiconductor","volume":"105","author":"mak","year":"2010","journal-title":"Phys Rev Lett"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1038\/nature15387","article-title":"A subthreshold tunnel field-effect transistor with an atomically thin channel","volume":"526","author":"sarker","year":"2015","journal-title":"Nature"},{"key":"ref9","article-title":"Extension of Verilog-AMS to support compact device modeling","author":"lemaitre","year":"0","journal-title":"Proc 2003 International Behavioraral Modeling and Simulation Workshop (BMAS 2003)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3012772"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9030024"},{"key":"ref22","first-page":"1","article-title":"Threshold inverter quantizer-based CMOS phase locked loop with improved VCO performance","volume":"6","author":"adesina","year":"2020","journal-title":"IEEE VLSI Circuit & System Letter"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-018-1205-6"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01624-x"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PIERS-Fall48861.2019.9021850"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/UEMCON51285.2020.9298155"}],"event":{"name":"2021 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2021,9,12]]},"location":"ON, Canada","end":{"date-parts":[[2021,9,17]]}},"container-title":["2021 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9569025\/9569028\/09569051.pdf?arnumber=9569051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:53:31Z","timestamp":1652187211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9569051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,12]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/ccece53047.2021.9569051","relation":{},"subject":[],"published":{"date-parts":[[2021,9,12]]}}}