{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,14]],"date-time":"2024-09-14T00:22:56Z","timestamp":1726273376610},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T00:00:00Z","timestamp":1722902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T00:00:00Z","timestamp":1722902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014121","name":"Xilinx","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014121","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,8,6]]},"DOI":"10.1109\/ccece59415.2024.10667112","type":"proceedings-article","created":{"date-parts":[[2024,9,12]],"date-time":"2024-09-12T17:42:46Z","timestamp":1726162966000},"page":"887-891","source":"Crossref","is-referenced-by-count":0,"title":["System-level design for DPCM Image Compression with SoC-FPGA Accelerator"],"prefix":"10.1109","author":[{"given":"Amin","family":"Safaei","sequence":"first","affiliation":[{"name":"Lakehead University,Department of Computer Science,Thunder Bay,ON,Canada"}]},{"given":"Samira","family":"Sabeti","sequence":"additional","affiliation":[{"name":"Lakehead University,Department of Computer Science,Thunder Bay,ON,Canada"}]},{"given":"Morteza","family":"Masoudian","sequence":"additional","affiliation":[{"name":"Lakehead University,Department of Computer Science,Thunder Bay,ON,Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2001.1017274"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11460-009-0014-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.1997.647983"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.386390"},{"key":"ref5","article-title":"Expanding the all programmable soc portfolio"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SMC.2017.8122663"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568380"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539118"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878162"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.jfranklin.2017.07.037"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SMC.2017.8122748"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292050"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.69"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2007.4441865"},{"key":"ref15","article-title":"A zynq accelerator for floating point matrix multiplication designed with vivado hls","author":"Bagni","year":"2016","journal-title":"Application note"}],"event":{"name":"2024 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","start":{"date-parts":[[2024,8,6]]},"location":"Kingston, ON, Canada","end":{"date-parts":[[2024,8,9]]}},"container-title":["2024 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10667055\/10667056\/10667112.pdf?arnumber=10667112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,13]],"date-time":"2024-09-13T05:17:21Z","timestamp":1726204641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10667112\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ccece59415.2024.10667112","relation":{},"subject":[],"published":{"date-parts":[[2024,8,6]]}}}