{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T20:06:37Z","timestamp":1770235597137,"version":"3.49.0"},"reference-count":52,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,26]],"date-time":"2025-05-26T00:00:00Z","timestamp":1748217600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,26]],"date-time":"2025-05-26T00:00:00Z","timestamp":1748217600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,26]]},"DOI":"10.1109\/ccece64018.2025.11364438","type":"proceedings-article","created":{"date-parts":[[2026,2,3]],"date-time":"2026-02-03T20:52:24Z","timestamp":1770151944000},"page":"576-581","source":"Crossref","is-referenced-by-count":0,"title":["Automatic SystemVerilog Assertion Generation: Challenges and Opportunities"],"prefix":"10.1109","author":[{"given":"Raheel","family":"Afsharmazayejani","sequence":"first","affiliation":[{"name":"University of Calgary,Calgary,Canada"}]},{"given":"Hammond","family":"Pearce","sequence":"additional","affiliation":[{"name":"UNSW Sydney,Sydney,Australia"}]},{"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"University of Calgary,Calgary,Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3_8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000170"},{"key":"ref3","article-title":"Open verification library","year":"2014"},{"key":"ref4","first-page":"1","article-title":"Ieee standard for property specification language (psl)","year":"2010","journal-title":"IEEE Std 18502010 (Revision of IEEE Std 1850-2005)"},{"key":"ref5","first-page":"1","article-title":"Ieee standard for systemverilog-unified hardware design, specification, and verification language","year":"2024","journal-title":"IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2012.08.061"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954998"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744823"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495569"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2024.10458102"},{"key":"ref13","article-title":"DIVAS: An LLM-based End-toEnd Framework for SoC Security Analysis and Policy-based Protection","author":"Paria","year":"2023","journal-title":"arXiv:2308.06932 [cs]"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586118"},{"key":"ref15","article-title":"AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs","author":"Fang","year":"2024","journal-title":"arXiv:2402.00386 [cs]"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2023.3343970"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3565801"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297287"},{"key":"ref19","article-title":"Towards improving verification productivity with circuit-aware translation of natural language to systemverilog assertions","volume-title":"1st Int. Workshop on Deep Learning-aided Verification","author":"Sun"},{"key":"ref20","article-title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","author":"Li","year":"2024","journal-title":"arXiv:2401.13266 [cs]"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00030"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-31095-0_6"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714857"},{"key":"ref24","first-page":"966","article-title":"GLAsT: Learning Formal Grammars to Translate Natural Language Specifications into Hardware Assertions","volume-title":"Proc. of the 2016 Design, Automation & Test in Europe Conf. & Exhibition (DATE). Research Publishing Services","author":"Harris"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ATS56056.2022.00034"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740198"},{"key":"ref27","article-title":"SpecToSVA: Circuit Specification Document to SystemVerilog Assertion Translation","volume-title":"Document Intelligence Workshop at KDD","author":"Parthasarathy"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240839"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.143"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13214286"},{"key":"ref31","article-title":"Using LLMs to Facilitate Formal Verification of RTL","author":"Orenes-Vera","year":"2023","journal-title":"arXiv:2309.09437 [cs]"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3427369"},{"key":"ref34","article-title":"Unlocking Hardware Security Assurance: The Potential of LLMs","author":"Meng","year":"2023","journal-title":"arXiv:2308.11042 [cs"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546729"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00130"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2019.8876925"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSC.2019.8665517"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325264"},{"key":"ref40","article-title":"ChatEDA: A Large Language Model Powered Autonomous Agent for EDA","author":"He","year":"2024","journal-title":"arXiv:2308.10204 [cs]"},{"key":"ref41","article-title":"ChipGPT: How far are we from natural language hardware design","author":"Chang","year":"2023","journal-title":"arXiv:2305.14019 [cs]"},{"key":"ref42","article-title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation","author":"Liu","year":"2023","journal-title":"arXiv:2309.07544 [cs]"},{"key":"ref43","article-title":"AutoChip: Automating HDL Generation Using LLM Feedback","author":"Thakur","year":"2023","journal-title":"arXiv:2311.04887 [cs]"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3374558"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691745"},{"key":"ref47","article-title":"RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model","author":"Lu","year":"2023","journal-title":"arXiv:2308.05345 [cs]"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"ref50","article-title":"CWE - CWE-1194: Hardware Design (4.16)"},{"key":"ref51","article-title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding","author":"Devlin","year":"2019","journal-title":"arXiv: 1810.04805 [cs]."},{"key":"ref52","article-title":"Security Properties for Open-Source Hardware Designs","author":"Rogers","year":"2024","journal-title":"arXiv:2412.08769 [cs]."}],"event":{"name":"2025 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","location":"Vancouver, BC, Canada","start":{"date-parts":[[2025,5,26]]},"end":{"date-parts":[[2025,5,29]]}},"container-title":["2025 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11364343\/11364347\/11364438.pdf?arnumber=11364438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T07:22:07Z","timestamp":1770189727000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11364438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,26]]},"references-count":52,"URL":"https:\/\/doi.org\/10.1109\/ccece64018.2025.11364438","relation":{},"subject":[],"published":{"date-parts":[[2025,5,26]]}}}