{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T07:03:35Z","timestamp":1771311815899,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T00:00:00Z","timestamp":1759881600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T00:00:00Z","timestamp":1759881600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,8]]},"DOI":"10.1109\/ccmcc67628.2025.11380409","type":"proceedings-article","created":{"date-parts":[[2026,2,16]],"date-time":"2026-02-16T21:03:11Z","timestamp":1771275791000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["SPIDER: A Sparsity-Aware High-Density Compute-in-ROM Architecture for Large-Scale Neural Networks On-Chip Deployment"],"prefix":"10.1109","author":[{"given":"Tianyu","family":"Liao","sequence":"first","affiliation":[{"name":"Tsinghua University,LFET\/BNRist\/SKLSNC,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianyi","family":"Yu","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist\/SKLSNC,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiming","family":"Chen","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist\/SKLSNC,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teng","family":"Yi","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist\/SKLSNC,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist\/SKLSNC,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist\/SKLSNC,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist\/SKLSNC,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref3","first-page":"1877","article-title":"Language models are few-shot learners","volume":"33","author":"Brown","year":"2020","journal-title":"Advances in neural information processing systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454313"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731681"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3211290"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904738"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3326955"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC60305.2024.10849083"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697585"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10528966"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993132"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11044255"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268726"},{"key":"ref17","first-page":"1093","article-title":"YOLoC: Deploy large-scale neural network by ROM-based computing-in-memory using residual branch on a chip","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","author":"Chen"},{"key":"ref18","first-page":"1","article-title":"Hidden-ROM: A compute-in-ROM architecture to deploy large-scale neural networks on chip with flexible and scalable post-fabrication task transfer capability","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design","author":"Chen"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"}],"event":{"name":"2025 Cross-Disciplinary Conference on Memory-Centric Computing (CCMCC)","location":"Dresden, Germany","start":{"date-parts":[[2025,10,8]]},"end":{"date-parts":[[2025,10,10]]}},"container-title":["2025 Cross-Disciplinary Conference on Memory-Centric Computing (CCMCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11380186\/11380408\/11380409.pdf?arnumber=11380409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T06:06:59Z","timestamp":1771308419000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11380409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ccmcc67628.2025.11380409","relation":{},"subject":[],"published":{"date-parts":[[2025,10,8]]}}}