{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:41:08Z","timestamp":1729665668177,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/ccnc.2010.5421737","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:38:06Z","timestamp":1267558686000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["An Efficient Design of Security Accelerator for IEEE 802.15.4 Wireless Senor Networks"],"prefix":"10.1109","author":[{"given":"Ohyoung","family":"Song","sequence":"first","affiliation":[]},{"given":"Jiho","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Rijndael FPGA implementation utilizing look-up tables","author":"mc loone","year":"2001","journal-title":"IEEE Workshop on Signal Processing Systems"},{"key":"ref11","article-title":"A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL","author":"standaert","year":"2003","journal-title":"International Symposium on Field-Programmable Gate Arrays (FPGA)"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/360276.360309"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2002.808300"},{"key":"ref14","article-title":"A high-throughput low-cost AES cipher chip","author":"lin","year":"2002","journal-title":"IEEE Asia-Pacific Conference on ASIC"},{"key":"ref15","article-title":"2Gbit\/s Hardware Realizations of RIJNDAEL and SERPENT: A Comparative Analysis","author":"lutz","year":"2002","journal-title":"Proceedings of Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"year":"2006","journal-title":"Altera Website","key":"ref16"},{"year":"2006","journal-title":"Mentor Graphics website","key":"ref17"},{"key":"ref18","article-title":"AES Proposal: Rijndael, AES algorithm submission","volume":"3","author":"daemen","year":"1999"},{"key":"ref19","article-title":"Efficient Hardware Implementation of Security Processing for IEEE 802.15.4 Wireless Networks","author":"h\u00e4m\u00e4l\u00e4inen","year":"2005","journal-title":"Issac"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1007\/11599548_30"},{"key":"ref4","article-title":"Comparison of the hardware performance of the AES candidates using reconfigurable hardware","author":"gaj","year":"2000","journal-title":"Third Advanced Encryption Standard (AES3) Candidate Conference"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1007\/11596981_64"},{"key":"ref3","article-title":"An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists","author":"elbirt","year":"2000","journal-title":"Third Advanced Encryption Standard (AES3) Candidate Conference"},{"key":"ref6","article-title":"Hardware Evaluation of the AES Finalists","author":"ichikawa","year":"2000","journal-title":"Third Advanced Encryption Standard (AES3) Candidate Conference"},{"key":"ref29","article-title":"An Efficient Design of CCMP for Robust Security Network","author":"bae","year":"2006","journal-title":"LNCS 3935"},{"key":"ref5","article-title":"Hardware performance of the AES finalists-survey and analysis results","author":"gaj","year":"2000","journal-title":"Technical Report"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44709-1_7","article-title":"High Performance Single-Chip FPGA Rijndael Algorithm Implementations","author":"mc loone","year":"2001","journal-title":"Proceedings of Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44709-1_8","article-title":"Two Methods of Rijndael Implementation in Reconfigurable Hardware","author":"fischer","year":"2001","journal-title":"Proceedings of Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44499-8_9","article-title":"A Comparative Study of Performance of AES Final Candidates Using FPGAs","author":"dandalis","year":"2000","journal-title":"Cryptographic Hardware and Embedded Systems Workshop (CHES 2000)"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44687-7_16","article-title":"Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm","author":"mc loone","year":"2001","journal-title":"Field-Programmable Logic and Applications (FPL 2001)"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1155\/WCN\/2006\/93830"},{"year":"0","author":"park","article-title":"Analysis of AES hardware Implementations","key":"ref20"},{"key":"ref22","article-title":"A Compact Rijndael Hardware Architecture with S-Box Optimization","author":"satoh","year":"2001","journal-title":"Theory and Application of Cryptology and Information Security (ASIACRYPT 2001)"},{"key":"ref21","article-title":"An Optimized S-Box Circuit Architecture for Low Power AES Design","author":"morioka","year":"2002","journal-title":"Proceedings of Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"year":"0","author":"aziz","article-title":"Hardware Implementation of AES-CCM For Robust Secure Wireless Network","key":"ref24"},{"year":"2006","journal-title":"IEEE Standard 802 15 4","key":"ref23"},{"key":"ref26","article-title":"An Efficient FPGA implementation of CCM mode using AES","author":"l\u00f3pez- trejo","year":"2006","journal-title":"LNCS 3935"},{"key":"ref25","article-title":"An Efficient Design of CCMP for Robust Security Network","author":"bae","year":"2006","journal-title":"LNCS 3935"}],"event":{"name":"2010 7th IEEE Consumer Communications and Networking Conference (CCNC)","start":{"date-parts":[[2010,1,9]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2010,1,12]]}},"container-title":["2010 7th IEEE Consumer Communications and Networking Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5419385\/5421566\/05421737.pdf?arnumber=5421737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T15:20:58Z","timestamp":1558884058000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5421737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/ccnc.2010.5421737","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}