{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:28:20Z","timestamp":1729657700377,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/ccwc.2017.7868398","type":"proceedings-article","created":{"date-parts":[[2017,3,2]],"date-time":"2017-03-02T21:39:33Z","timestamp":1488490773000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["StAdHyTM: A Statically Adaptive Hybrid Transactional Memory: A scalability study on large parallel graphs"],"prefix":"10.1109","author":[{"given":"Mohammd A.","family":"Qayum","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdel-Hameed A.","family":"Badawy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeanine","family":"Cook","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1145\/2370816.2370836","article-title":"Evaluation of Blue Gene\/Q Hardware Support for Transactional Memories","author":"amy wang","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989501"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.49"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628086"},{"key":"ref10","article-title":"Towards transactional memory support for gcc","author":"schindewolf","year":"2009","journal-title":"1st GCC ResearchOpportunities Workshop"},{"year":"2016","key":"ref11","article-title":"Top500 lists"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231304"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417912"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/30918"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/316194.316229"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1126\/science.286.5439.509","article-title":"Emergence of scaling in random networks","volume":"286","author":"barab\u00e1si","year":"1999","journal-title":"Science"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/335305.335325"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.14"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1837853.1693464"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2517327.2442530"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915238"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626407002843"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1168918.1168900"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1543135.1542494"},{"article-title":"Hardware acceleration of software transactional memory","year":"2005","author":"spear","key":"ref5"},{"key":"ref8","article-title":"Reduced hardware norec: An opaque obstruction-free and privatizing hytm","author":"matveev","year":"2014","journal-title":"Transaction"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950373"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1454456.1454462"},{"key":"ref9","article-title":"Intel transactional synchronization extensions","volume":"2012","author":"rajwar","year":"2012","journal-title":"Intel Developer Forum San Francisco"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1594835.1504182"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989500"},{"key":"ref22","article-title":"Phtm: Phased transactional memory","author":"lev","year":"2007","journal-title":"Workshop on Transactional Computing (TRANSACT)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086733"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"ref26","first-page":"2v","article-title":"Hpcs scalable synthetic compact applications 2 graph analysis","volume":"2","author":"bader","year":"2006","journal-title":"SSCA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1113316.1113319"}],"event":{"name":"2017 IEEE 7th Annual Computing and Communication Workshop and Conference (CCWC)","start":{"date-parts":[[2017,1,9]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2017,1,11]]}},"container-title":["2017 IEEE 7th Annual Computing and Communication Workshop and Conference (CCWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7864800\/7868337\/07868398.pdf?arnumber=7868398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T03:14:28Z","timestamp":1658718868000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7868398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/ccwc.2017.7868398","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}