{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T06:10:21Z","timestamp":1759385421021,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/ccwc.2018.8301716","type":"proceedings-article","created":{"date-parts":[[2018,3,5]],"date-time":"2018-03-05T22:14:26Z","timestamp":1520288066000},"page":"956-958","source":"Crossref","is-referenced-by-count":1,"title":["A 3D flash ADC structure for high-speed communication applications"],"prefix":"10.1109","author":[{"given":"Nahid","family":"Mirzaie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Alzahmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ching","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyung-Su","family":"Byun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252518"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.11.005"},{"key":"ref10","first-page":"3030","volume":"44","author":"daly","year":"2009","journal-title":"09 FOM150_A 6-bit 0 2 V to 0 9 V Highly Digital FlashADC With Comparator Redundancy"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2739108"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2755987"},{"key":"ref5","article-title":"An Optimal Design Methodology for Yield-Improved and Low-Power Pipelined ADC","author":"mirzaie","year":"2017","journal-title":"IEEE Trans Semicond Manuf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617500189"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2712998"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2016.2641445"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2340995"},{"key":"ref1","first-page":"250","volume":"52","author":"sohn","year":"2017","journal-title":"A 1 2 V 20 nm 307 GB \/ s HBM DRAM With"}],"event":{"name":"2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC)","start":{"date-parts":[[2018,1,8]]},"location":"Las Vegas, NV","end":{"date-parts":[[2018,1,10]]}},"container-title":["2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8293728\/8301613\/08301716.pdf?arnumber=8301716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T20:45:50Z","timestamp":1522701950000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8301716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ccwc.2018.8301716","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}