{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T00:22:02Z","timestamp":1783210922298,"version":"3.54.6"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/ccwc.2018.8301723","type":"proceedings-article","created":{"date-parts":[[2018,3,5]],"date-time":"2018-03-05T22:14:26Z","timestamp":1520288066000},"page":"382-388","source":"Crossref","is-referenced-by-count":8,"title":["Performance evaluation of ternary computation in SRAM design using graphene nanoribbon field effect transistors"],"prefix":"10.1109","author":[{"given":"Divya Geethakumari","family":"Anil","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Bai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yoonsuk","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"sangai","year":"2013","journal-title":"Circuit Level Delay and Power Analysis of Graphene Nano-Ribbon Field-Effect Transistors Using Monte Carlo Simulations and Standard Cell Library Characterization"},{"key":"ref11","author":"gholipour","year":"0","journal-title":"Highly Accurate SPICE-Compatible Modeling for Single-and Double-Gate GNRFETs with Studies on Technology Scaling"},{"key":"ref12","article-title":"Graphene Nano-Ribbon Field-Effect Transistors as Future Low-Power Devices","author":"yu chen","year":"0","journal-title":"IEEE International Symposium on Low Power Electronics and Design"},{"key":"ref13","article-title":"Metal\/graphene contact as a performance killer of ultra-high mobility graphene analysis of intrinsic mobility and contact resistance","author":"naashio","year":"2009","journal-title":"IEDM"},{"key":"ref14","article-title":"Simulation and Analysis Of 3 Value Logic 6T And 7T Cntfet Based SRAM Design Using HSPICE","volume":"3","author":"tamil selvan","year":"2015","journal-title":"International Journal of Review in Electronics & Communication Engineering (IJRECE)"},{"key":"ref15","author":"murotiya","year":"2015","journal-title":"Low-Power High-Speed and Compact Ternary VLSI Circuit Designs using Carbon Nanotube Field Effect Transistors"},{"key":"ref16","year":"0","journal-title":"Berkeley predictive technology model"},{"key":"ref17","article-title":"VLSI Design and Implementation of Ternary Logic Gates and Ternary SRAM Cell","author":"wanjari","year":"0","journal-title":"International Journal of Electronics and Computer Science Engineering"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2011.0168"},{"key":"ref19","year":"0","journal-title":"SPICE Compatible GNRFET Model"},{"key":"ref4","article-title":"A Theoretical description of Graphene based Transistors","volume":"1","author":"murugesan","year":"2014","journal-title":"International Journal of Engineering Science and Innovative Technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1116\/1.4711128"},{"key":"ref6","article-title":"332nm 1-D Regular Pitch SRAM Bitcell Design for Interference-Assisted Lithography","volume":"7122","author":"greenway","year":"2008","journal-title":"Proceedings"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NGCT.2016.7877410"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.54.17954"},{"key":"ref7","article-title":"A SPICE-Compatible Model of MOS-Type Graphene Nano-Ribbon Field-Effect Transistors Enabling Gate-and Circuit-Level Delay and Power Analysis under Process Variation","author":"yu chen","year":"0","journal-title":"IEEE Transactions On Nanotechnology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2036845"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDCAV.2015.7060535"},{"key":"ref9","article-title":"Carbon nanomaterials transistors and circuits, transistors: Types, materials and applications","author":"chilstedt","year":"2010","journal-title":"Nova Science Publishers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1155\/1996\/94696"},{"key":"ref22","year":"0","journal-title":"Stanford University CNTFET Model"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/605459.605464"}],"event":{"name":"2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC)","location":"Las Vegas, NV","start":{"date-parts":[[2018,1,8]]},"end":{"date-parts":[[2018,1,10]]}},"container-title":["2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8293728\/8301613\/08301723.pdf?arnumber=8301723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T20:45:18Z","timestamp":1522701918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8301723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ccwc.2018.8301723","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}