{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:36:43Z","timestamp":1775666203953,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/ccwc.2019.8666466","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T23:58:55Z","timestamp":1552953535000},"page":"0772-0777","source":"Crossref","is-referenced-by-count":3,"title":["Impact of Non-Uniform Subnets on the Performance of Wireless Network-on-Chip Architectures"],"prefix":"10.1109","author":[{"given":"Kishore Konda.","family":"Chidella","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abu","family":"Asaduzzaman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdulrahman","family":"Almohaimeed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARRAY.2016.7832588"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RISE.2017.8378186"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.747863"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICISCE.2016.34"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2017.12.038"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON.2015.7443762"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.12785\/ijcds\/040103"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMIS.2017.8273057"},{"key":"ref7","first-page":"307","article-title":"Allocating irregular partitions in mesh-based on-chip networks","author":"rodrigo","year":"2012","journal-title":"European Conference on Parallel Processing"},{"key":"ref2","first-page":"588","article-title":"Tile64-processor: A 64-core soc with mesh interconnect","author":"bell","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2571282"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2014.7005108"}],"event":{"name":"2019 IEEE 9th Annual Computing and Communication Workshop and Conference (CCWC)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2019,1,7]]},"end":{"date-parts":[[2019,1,9]]}},"container-title":["2019 IEEE 9th Annual Computing and Communication Workshop and Conference (CCWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8663971\/8666184\/08666466.pdf?arnumber=8666466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:52:02Z","timestamp":1658094722000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8666466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ccwc.2019.8666466","relation":{},"subject":[],"published":{"date-parts":[[2019,1]]}}}