{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T15:44:00Z","timestamp":1774539840528,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,8]],"date-time":"2024-01-08T00:00:00Z","timestamp":1704672000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,8]],"date-time":"2024-01-08T00:00:00Z","timestamp":1704672000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,8]]},"DOI":"10.1109\/ccwc60891.2024.10427771","type":"proceedings-article","created":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T23:35:29Z","timestamp":1707867329000},"page":"0713-0720","source":"Crossref","is-referenced-by-count":7,"title":["RTL to GDS Implementation and Verification of UART using UVM and OpenROAD"],"prefix":"10.1109","author":[{"given":"Purav","family":"Bhatt","sequence":"first","affiliation":[{"name":"San Jose State University,Dept. of Electrical Engineering,San Jose"}]},{"given":"Dharmik","family":"Joshi","sequence":"additional","affiliation":[{"name":"San Jose State University,Dept. of Electrical Engineering,San Jose"}]},{"given":"Shrikant","family":"Jadhav","sequence":"additional","affiliation":[{"name":"San Jose State University,Dept. of Electrical Engineering,San Jose"}]}],"member":"263","reference":[{"key":"ref2","article-title":"Verification method of FPGA universal configurable UART protocol based on UVM","author":"Jianbo"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1716\/1\/012040"},{"key":"ref4","article-title":"Verification of Universal Asynchronous Receiver and Transmitter (UART) using System Verilog","author":"Srinath"},{"key":"ref5","article-title":"Design and Verification of the UART and SPI protocol using UVM","author":"Vivekananda"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCS51430.2021.9441789"},{"key":"ref7","article-title":"Design and Verification of UART using System Verilog","author":"Yamini"},{"key":"ref8","article-title":"DESIGN AND VERIFICATION OF UART USING VERILOG HDL","author":"Amrita"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/WFCS.2002.1159706"},{"key":"ref10","first-page":"1","volume-title":"VHDL Implementation of UART with BIST Capability, Fourth International Conference on Computing, Communications, and Networking Technologies","author":"Patel"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1716\/1\/012040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.54097\/hset.v38i.5981"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ELNANO50318.2020.9088878"},{"key":"ref14","author":"Kamshette","journal-title":"VERIFICATION OF UART IP CORE USING UVM. (ICCCA2015)"},{"issue":"01","key":"ref15","first-page":"7","article-title":"Design And Implementation of UART With FIFO Buffer Using VHDL On FPGA","volume":"5","author":"Irfansyah","year":"2019","journal-title":"ICTACT J. Microelectron."},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7517188"}],"event":{"name":"2024 IEEE 14th Annual Computing and Communication Workshop and Conference (CCWC)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2024,1,8]]},"end":{"date-parts":[[2024,1,10]]}},"container-title":["2024 IEEE 14th Annual Computing and Communication Workshop and Conference (CCWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10426790\/10427556\/10427771.pdf?arnumber=10427771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T20:24:36Z","timestamp":1710361476000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10427771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ccwc60891.2024.10427771","relation":{},"subject":[],"published":{"date-parts":[[2024,1,8]]}}}