{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T23:00:20Z","timestamp":1773961220407,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/cdc.2012.6426610","type":"proceedings-article","created":{"date-parts":[[2013,2,8]],"date-time":"2013-02-08T17:05:08Z","timestamp":1360343108000},"page":"7267-7272","source":"Crossref","is-referenced-by-count":10,"title":["Throughput regulation in multicore processors via IPA"],"prefix":"10.1109","author":[{"given":"N.","family":"Almoosa","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Song","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Yalamanchili","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Wardi","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/s10626-009-0076-5"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1324969.1324972"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555763"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2011.20"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.123"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-007-0045-4"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4024-3"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"21","article-title":"Timing analysis for preemptive multitasking real-time systems with caches","author":"yudong","year":"2004","journal-title":"Design Automation and Test in Europe"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4070-7"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ACC.2012.6314995"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"7","author":"fog","year":"2012","journal-title":"The Microarchitecture of Intel AMD and VIA CPUs"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.2004.1429260"},{"key":"5","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1201\/9781420008548.ch6","article-title":"Stochastic flow systems: Modeling and sensitivity analysis","author":"cassandras","year":"2006","journal-title":"Stochastic Hybrid Systems Recent Developments and Research Trends"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.2002.800739"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840840"},{"key":"8","author":"hennessey","year":"2012","journal-title":"Computer Architecture A Quantitative Approach"}],"event":{"name":"2012 IEEE 51st Annual Conference on Decision and Control (CDC)","location":"Maui, HI, USA","start":{"date-parts":[[2012,12,10]]},"end":{"date-parts":[[2012,12,13]]}},"container-title":["2012 IEEE 51st IEEE Conference on Decision and Control (CDC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6416474\/6425800\/06426610.pdf?arnumber=6426610","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T20:05:13Z","timestamp":1773950713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6426610\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/cdc.2012.6426610","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}