{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T02:46:32Z","timestamp":1722912392511},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cec.2003.1299880","type":"proceedings-article","created":{"date-parts":[[2004,7,9]],"date-time":"2004-07-09T05:50:57Z","timestamp":1089352257000},"page":"1716-1723","source":"Crossref","is-referenced-by-count":0,"title":["Core-based SoC test scheduling using evolutionary algorithm"],"prefix":"10.1109","volume":"3","author":[{"family":"Yu Xia","sequence":"first","affiliation":[]},{"given":"M.","family":"Chrzanowska-Jeske","sequence":"additional","affiliation":[]},{"family":"Benyi Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"1261","article-title":"Combining evolutionary strategies with lagrangian relaxation for constructing non-slicing VLSI floorplan with soft modules","author":"chnanowska-jeske","year":"2002","journal-title":"Proc of the IEEE Congress on Evolutionary Computing CEC'O2"},{"journal-title":"Evolutionary Computation Toward a New Philosophy of Machine Intelligence","year":"2000","author":"fogel","key":"15"},{"journal-title":"ITC'02 SOC Test Benchmarks Web Site","year":"0","author":"marinissen","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480159"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913361"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337531"},{"key":"3","first-page":"294","article-title":"A structured test re-use methodology for core based system chips","author":"varma","year":"1998","journal-title":"Proc of ITC'98"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016545607915"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041804"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"6","doi-asserted-by":"crossref","first-page":"685","DOI":"10.1145\/513918.514092","article-title":"Wrapper\/TAM co-optimization, constraint-driven test scheduling, and fester data volume reduction for SOCs","author":"iyengar","year":"2002","journal-title":"DAC'02"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843836"},{"key":"4","article-title":"Test access methodology for system-on-chip testing","author":"chakraborty","year":"2000","journal-title":"Digest of the Int Workshop on Testing Embedded Core-Based System-Chips"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"8","first-page":"1023","article-title":"Test wrapper and test access mechanism co-optimization for system on a chip design","author":"lyenger","year":"2001","journal-title":"Proc of ITC'01"}],"event":{"name":"The 2003 Congress on Evolutionary Computation, 2003. CEC '03.","location":"Canberra, Australia"},"container-title":["The 2003 Congress on Evolutionary Computation, 2003. CEC '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9096\/28878\/01299880.pdf?arnumber=1299880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:41:50Z","timestamp":1497588110000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/cec.2003.1299880","relation":{},"subject":[]}}