{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T11:02:26Z","timestamp":1746183746665,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cec.2006.1688705","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"3129-3136","source":"Crossref","is-referenced-by-count":17,"title":["FPGA Implementation of Evolvable Block-based Neural Networks"],"prefix":"10.1109","author":[{"given":"S.","family":"Merchant","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.D.","family":"Peterson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sang Ki Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.G.","family":"Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Classification and Performance of Reconfigurable Architectures","author":"steve","year":"1995","journal-title":"Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994637"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2002.994279"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2002.1035407"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2003.1226274"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477412"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1994.471682"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2000.857873"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1049\/el:19940223"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409629"},{"key":"21","article-title":"Using Embedded Processors in Hardware Models of Artificial Neural Networks","author":"wolf","year":"2001","journal-title":"Proceedings of SBAI - Simpo?sio Brasileiro de AutomaoInteligente"},{"year":"0","key":"20"},{"key":"22","article-title":"Pattern recognition with block-based neural networks","author":"moon","year":"2002","journal-title":"Proceeding of the International Joint Conference on Neural Networks (IJCNN"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2005.1555851"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2004.1380192"},{"journal-title":"Implementation of block-based neural networks on reconfigurable computing platforms","year":"2004","author":"kothandaraman","key":"25"},{"key":"26","article-title":"Intrinsic Embedded Hardware Evolution of Block-based Neural Networks","author":"merchant","year":"2006","journal-title":"Proc Int Conf Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/72.914525"},{"year":"0","key":"28"},{"journal-title":"Petri Net Theory and the Modeling of Systems","year":"1981","author":"peterson","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.121550"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874054"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.307"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1049\/cp:19991186","article-title":"Towards an FPGA based reconfigurable computing environment for neural network implementations","author":"zhu","year":"1999","journal-title":"Proceedings of Ninth International Conference on Artificial Neural Networks (ICANN'99)"},{"key":"30","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-75329-9","author":"reisig","year":"1992","journal-title":"A Primer in Petri Net Design"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58419-6_126"},{"key":"6","article-title":"Neural network implementation using reconfigurable architectures","author":"guccione","year":"1994","journal-title":"Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs"},{"year":"0","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315611"},{"key":"31","article-title":"Petri net","volume":"2006","year":"2006","journal-title":"Wikipedia the Free Encyclopedia"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICMNN.1994.593722"},{"year":"0","key":"9"},{"journal-title":"Evolvable Hardware Principles and Practice","year":"1997","author":"degaris","key":"8"}],"event":{"name":"2006 IEEE International Conference on Evolutionary Computation","location":"Vancouver, BC, Canada"},"container-title":["2006 IEEE International Conference on Evolutionary Computation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11108\/35623\/01688705.pdf?arnumber=1688705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T09:30:12Z","timestamp":1497691812000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1688705\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/cec.2006.1688705","relation":{},"subject":[]}}