{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:27:10Z","timestamp":1729657630161,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/cec.2009.4983133","type":"proceedings-article","created":{"date-parts":[[2009,10,14]],"date-time":"2009-10-14T20:17:46Z","timestamp":1255551466000},"page":"1599-1604","source":"Crossref","is-referenced-by-count":12,"title":["Gate-level optimization of polymorphic circuits using Cartesian Genetic Programming"],"prefix":"10.1109","author":[{"given":"Zbysek","family":"Gajda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Sekanina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"8","article-title":"principles in the evolutionary design of digital circuits - part i","volume":"1","author":"miller","year":"2000","journal-title":"Genetic Programming and Evolvable Machines"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/EH.2000.869353"},{"key":"18","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1007\/978-3-540-46239-2_9","article-title":"cartesian genetic programming","volume":"1802","author":"miller","year":"2000","journal-title":"Proc of the 3rd European Conference on Genetic Programming EuroGP2000"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification","key":"16"},{"key":"13","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1007\/978-3-540-74626-3_18","article-title":"evolution of polymorphic self-checking circuits","author":"sekanina","year":"2007","journal-title":"Proc of the 7th Conf on Evolvable Systems From Biology to Hardware"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1007\/978-1-4757-2892-7"},{"key":"11","first-page":"10","article-title":"multifunctional logic gates for built-in self-testing","volume":"30","author":"zebulum","year":"2006","journal-title":"NASA Tech Briefs"},{"key":"12","first-page":"2","article-title":"ripple counters controlled by analog voltage","volume":"30","year":"2006","journal-title":"NASA Tech Briefs"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/EH.1999.785435"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/1143997.1144153"},{"year":"1998","author":"knuth","journal-title":"Art of Computer Programming Sorting and Searching (2nd ed )","key":"22"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/TEVC.2007.903549"},{"key":"24","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1023\/A:1020163325179","article-title":"a scalable approach to evolvable hardware","volume":"3","author":"torresen","year":"2002","journal-title":"Genetic Programming and Evolvable Machines"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/TSMCB.2006.872259"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/EH.2000.869343"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1049\/ip-cdt:20040503"},{"key":"2","article-title":"on polymorphic circuits and their design using evolutionary algorithms","author":"stoica","year":"2002","journal-title":"Proc of IASTED International Conference on Applied Informatics AI2002"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/DDECS.2007.4295290"},{"key":"1","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1007\/3-540-45443-8_26","article-title":"polymorphic electronics","volume":"2210","author":"stoica","year":"2001","journal-title":"Proc of Evolvable Systems From Biology to Hardware Conference"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/WEAH.2009.4925666"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/DDECS.2008.4538796"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/IOLTS.2008.23"},{"key":"4","first-page":"8","article-title":"four-function logic gate controlled by analog voltage","volume":"30","author":"zebulum","year":"2006","journal-title":"NASA Tech Briefs"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1049\/iet-cds:20070057"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1007\/978-3-540-32003-6_19"}],"event":{"name":"2009 IEEE Congress on Evolutionary Computation (CEC)","start":{"date-parts":[[2009,5,18]]},"location":"Trondheim, Norway","end":{"date-parts":[[2009,5,21]]}},"container-title":["2009 IEEE Congress on Evolutionary Computation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4939002\/4982922\/04983133.pdf?arnumber=4983133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:22:19Z","timestamp":1602688939000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4983133"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/cec.2009.4983133","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}