{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:22:03Z","timestamp":1725499323108},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2003.1191537","type":"proceedings-article","created":{"date-parts":[[2003,12,22]],"date-time":"2003-12-22T17:34:10Z","timestamp":1072114450000},"page":"105-114","source":"Crossref","is-referenced-by-count":2,"title":["Optimizations to prevent cache penalties for the Intel\/spl reg\/ Itanium\/spl reg\/ 2 processor"],"prefix":"10.1109","author":[{"given":"J.-F.","family":"Collard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Lavery","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/378795.378806"},{"year":"2001","journal-title":"Intel Itanium Architecture Software Developer's Manual Revision 2 0","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/40.888704"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/MICRO.1996.566455"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/BF01205182","article-title":"The Multiflow Trace Scheduling Compiler","author":"lowney","year":"1993","journal-title":"The Journal of Supercomputing"},{"key":"ref5","article-title":"Analysis Techniques for Predicated Code","author":"johnson","year":"1996","journal-title":"Proc 29th Ann ACM\/IEEE Int l Symp Microarchitecture"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/40.877947"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/40.877949"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/291069.291051"},{"year":"2002","journal-title":"Intel Itanium 2 processor reference manual for software development and optimization","key":"ref2"},{"year":"2002","journal-title":"reference manual","article-title":"Intel Pentium 4 and Intel Xeon Processor Optimization","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/HIPC.1998.737991"}],"event":{"acronym":"CGO-03","name":"International Symposium on Code Generation and Optimization. CGO 2003","location":"San Francisco, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2003. CGO 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8475\/26704\/01191537.pdf?arnumber=1191537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:57:54Z","timestamp":1497581874000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1191537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cgo.2003.1191537","relation":{},"subject":[]}}