{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:47:25Z","timestamp":1725385645383},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2003.1191538","type":"proceedings-article","created":{"date-parts":[[2003,12,22]],"date-time":"2003-12-22T12:34:10Z","timestamp":1072096450000},"page":"115-124","source":"Crossref","is-referenced-by-count":1,"title":["Optimization for the Intel\/spl reg\/ Itanium\/spl reg\/ architecture register stack"],"prefix":"10.1109","author":[{"given":"A.","family":"Settle","sequence":"first","affiliation":[]},{"given":"D.A.","family":"Connors","sequence":"additional","affiliation":[]},{"given":"G.","family":"Hoflehner","sequence":"additional","affiliation":[]},{"given":"D.","family":"Lavery","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Intel IA-64 Architecture Software Developer's Manual","year":"2002","key":"ref10"},{"journal-title":"Register windows and user-space threads on the SPARC Technical Report TR-91–08–01","year":"1991","author":"keppel","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165160"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.888704"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645804"},{"journal-title":"Advanced Compiler Design and Implementation","year":"1997","author":"muchnick","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377859"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/143095.143141"},{"journal-title":"The SPARC Architecture Manual","year":"1994","author":"weaver","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/INTERA.2002.995843"},{"key":"ref4","first-page":"11","article-title":"Predicate-based transformations to eliminate control and data-irrelevant cache misses","author":"bratt","year":"2001","journal-title":"Proceedings of the First Workshop on Explicitly Parallel Instruction Computing Architectures and Compiler Techniques"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.877949"},{"key":"ref6","article-title":"Fine-grain stacked register allocation for the itanium architecture","author":"douillet","year":"2002","journal-title":"15th Workshop on Languages and Compilers for Parallel Computing (LCPC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"ref8","article-title":"Method and apparatus for inserting more than one allocation instructionwithin a routine","author":"hoflehner","year":"2002","journal-title":"United States Patent Disclosure"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694777"},{"journal-title":"Compilers Principles Techniques and Tools","year":"1986","author":"aho","key":"ref1"},{"journal-title":"Intel IA-64 Architecture Software Developer's Manual","year":"2000","key":"ref9"}],"event":{"name":"International Symposium on Code Generation and Optimization. CGO 2003","acronym":"CGO-03","location":"San Francisco, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2003. CGO 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8475\/26704\/01191538.pdf?arnumber=1191538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:22:27Z","timestamp":1489425747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1191538\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/cgo.2003.1191538","relation":{},"subject":[]}}