{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T08:45:35Z","timestamp":1780994735387,"version":"3.54.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2004.1281660","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"15-26","source":"Crossref","is-referenced-by-count":9,"title":["Ispike: A post-link optimizer for the intel architecture"],"prefix":"10.1109","author":[{"family":"Chi-Keung Luk","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Muth","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Patil","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Cohn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"Lowney","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"13","article-title":"Feedback based post-link optimization for large subsystems","author":"henis","year":"1999","journal-title":"Proc 2nd Workshop Feedback-Directed Optimization"},{"key":"ref11","year":"2002","journal-title":"Intel Itanium 2 processor reference manual for software development and optimization"},{"key":"ref12","year":"2002","journal-title":"Intel Itanium Architecture Software Developer's Manual Vol 1 Application Architecture"},{"key":"ref13","author":"luk","year":"2003","journal-title":"Patent application for Methods and Apparatus for Stride Profiling A Software Application"},{"key":"ref14","first-page":"182","article-title":"Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors","author":"luk","year":"1998","journal-title":"Proceedings of the 31st Annual ACM\/IEEE International Symposium on Microarchitecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514217"},{"key":"ref16","author":"mosberger","year":"2002","journal-title":"IA-64 Linux Kernel Design and Implementation chapter 9 3 Kernel Support for Performance Monitoring"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93550"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/CGO.2003.1191537","article-title":"Optimizations to prevent cache penalties for the intel itanium 2 processor","author":"collard","year":"2003","journal-title":"Proceedings of the 2003 International Conference on Code Generation and Optimization"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266640"},{"key":"ref3","first-page":"3","volume":"9","author":"cohn","year":"1997","journal-title":"Digital Technical Journal"},{"key":"ref6","first-page":"1","article-title":"An overview of the intel ia-64 compiler","author":"dulong","year":"1999","journal-title":"Intel Technology Journal 4 th quarter"},{"key":"ref5","year":"2001","journal-title":"Intel\ufffd Itanium\ufffd Software Conventions & Runtime Architecture Guide"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258927"},{"key":"ref7","article-title":"Ia64 binary-level branch reversal","author":"gillies","year":"2003","journal-title":"Technical Report MSR-TR-2003&#x2013;85"},{"key":"ref2","author":"cohn","year":"2003","journal-title":"Pin User Manual"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191548"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266637"},{"key":"ref20","article-title":"Dynamic binary instrumentation on IA-64","author":"ramasamy","year":"2001","journal-title":"Proceedings of the First EPIC Workshop"},{"key":"ref22","author":"samuel","year":"0","journal-title":"C++ Abi for Itanium Exception Handling"},{"key":"ref21","first-page":"1","article-title":"Instrumentation and optimization of win32\/intel executables using Etch","author":"romer","year":"1997","journal-title":"Proceedings of the USENIX Windows NT Workshop"},{"key":"ref24","article-title":"Vulcan: Binary transformation in a distributed environment","author":"srivastava","year":"2001","journal-title":"Technical Report MSR-TR-2001&#x2013;50"},{"key":"ref23","article-title":"Predicate analysis and if-conversion in an itanium link-time optimizer","author":"snavely","year":"2002","journal-title":"Proceedings of the Second EPIC Workshop"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512555"},{"key":"ref25","first-page":"1","article-title":"A practical system for intermodule code optimization","volume":"1","author":"srivastava","year":"1993","journal-title":"Journal of Programming Languages"}],"event":{"name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2004. CGO 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9012\/28612\/01281660.pdf?arnumber=1281660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:56:24Z","timestamp":1497585384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1281660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/cgo.2004.1281660","relation":{},"subject":[]}}