{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:06:48Z","timestamp":1742396808269,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2004.1281662","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"39-50","source":"Crossref","is-referenced-by-count":11,"title":["Compiler optimization of memory-resident value communication between speculative threads"],"prefix":"10.1109","author":[{"family":"Antonia Zhai","sequence":"first","affiliation":[]},{"given":"C.B.","family":"Colohan","sequence":"additional","affiliation":[]},{"given":"J.G.","family":"Steffan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807576"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/379605.379671"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604684"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"16","article-title":"Value prediction for speculative multithreaded architectures","author":"marcuello","year":"1999","journal-title":"Proc Micro-30"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/940071.940114"},{"key":"11","article-title":"Speculative versioning cache","volume":"1334","author":"gopal","year":"1997","journal-title":"Tech Rep"},{"key":"12","article-title":"Techniques for speculative run-time parallelization of loops","author":"gupta","year":"1998","journal-title":"Supercomputing '98"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/71.752782"},{"journal-title":"The SPEC Benchmark Suite","year":"0","key":"22"},{"key":"23","article-title":"Architectural support for thread-level data speculation","volume":"cmu cs 97 188","author":"steffan","year":"1997","journal-title":"Tech Rep"},{"key":"24","first-page":"1","article-title":"A scalable approach to thread-level speculation","author":"steffan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995699"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1007\/11596110_12"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0038662"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207111"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782822"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4684-6894-6","author":"banerjee","year":"1988","journal-title":"Dependence Analysis for Supercomputing"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"journal-title":"Optimizing supercompilers for supercomputers","year":"1989","author":"wolfe","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"6","article-title":"Data dependence profiling for speculative optimization","author":"chen","year":"2004","journal-title":"13th International Conference on Compiler Construction"},{"key":"32","article-title":"Compiler optimization of scalar value communication between speculative threads","author":"zhai","year":"2002","journal-title":"Proc ASPLOS X"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781502"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/71.770138"},{"key":"9","article-title":"Doarcoss: Beyond vectorization for multiprocessors","author":"cytron","year":"1986","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995697"}],"event":{"name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2004. CGO 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9012\/28612\/01281662.pdf?arnumber=1281662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:56:24Z","timestamp":1497599784000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1281662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/cgo.2004.1281662","relation":{},"subject":[]}}