{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T07:01:46Z","timestamp":1777964506913,"version":"3.51.4"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2004.1281669","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"125-136","source":"Crossref","is-referenced-by-count":10,"title":["Software-controlled operand-gating"],"prefix":"10.1109","author":[{"given":"R.","family":"Canal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.E.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335250"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945379"},{"key":"17","article-title":"Width sensitive scheduling for resource contained VLIW processors","author":"nakra","year":"2001","journal-title":"Workshop on Feedback Directed and Dynamic Optimizations (MICRO33)"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207117"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1002\/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45099-3_18","article-title":"Code specialization based on value profiles","author":"muth","year":"2000","journal-title":"Proceedings of the 8th Static Analysis Symposium"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.959864"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694769"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176266"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"21","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898072","article-title":"Dynamic zero compression for cache energy reduction","author":"villa","year":"2000","journal-title":"Proc 32nd Int l Symp Microarchitecture"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349317"},{"key":"1","author":"blume","year":"1995","journal-title":"Symbolic analysis techniques for effective automatic parallelization"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383142"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645816"},{"key":"6","article-title":"Architectural level power\/performance optimization and dynamic power estimation","author":"cai","year":"0","journal-title":"Cool Chips Tutorial of the 32nd Int Symp on Microarchitecture 1999"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44520-X_137","article-title":"BitValue inference: Detecting and exploiting narrow bitwidth computations","author":"budiu","year":"2000","journal-title":"Proceedings of the EuroPar 2000 European Conference on Parallel Computing"},{"key":"4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898069","article-title":"Very low power pipelines using significance compression","author":"canal","year":"2000","journal-title":"Proc 32nd Int l Symp Microarchitecture"},{"key":"8","first-page":"1","article-title":"Value profiling and optimization","volume":"1","author":"calder","year":"1999","journal-title":"Journal of Instruction-Level Parallelism"}],"event":{"name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2004. CGO 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9012\/28612\/01281669.pdf?arnumber=1281669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,2]],"date-time":"2020-04-02T07:29:53Z","timestamp":1585812593000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1281669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/cgo.2004.1281669","relation":{},"subject":[]}}