{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T20:39:44Z","timestamp":1768682384376,"version":"3.49.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2004.1281670","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"137-148","source":"Crossref","is-referenced-by-count":10,"title":["Specialized dynamic optimizations for high-performance energy-efficient microarchitecture"],"prefix":"10.1109","author":[{"given":"Y.","family":"Almog","sequence":"first","affiliation":[]},{"given":"R.","family":"Rosner","sequence":"additional","affiliation":[]},{"given":"N.","family":"Schwartz","sequence":"additional","affiliation":[]},{"given":"A.","family":"Schmorak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604516"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765946"},{"key":"18","first-page":"59","article-title":"A hardware mechanism for dynamic extraction and relayout of program hot spots","author":"merten","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/BF02577867"},{"key":"13","article-title":"The use of profile-based trace classification for improving the power and performance of trace cache systems","author":"kosyakovsky","year":"2001","journal-title":"4th Workshop Feedback-Directed and Dynamic Optimization"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753303"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645793"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339653"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694786"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2001.923148"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/12.931895"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898080"},{"key":"24","author":"peleg","year":"1995"},{"key":"25","article-title":"Performance limits of trace caches","volume":"1","author":"postiff","year":"1999","journal-title":"Journal of ILP"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305178"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953286"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782818"},{"key":"29","article-title":"PARROT: Power awareness through selective dynamically optimized traces","author":"rosner","year":"2003","journal-title":"PAC 03"},{"key":"3","article-title":"Turboscalar: A high frequency high IPC microarchitecture","author":"black","year":"2000","journal-title":"ISCA27"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253195"},{"key":"1","author":"bala","year":"0","journal-title":"Transparent dynamic optimization The design and implementation of Dynamo"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/2.825696"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/12.752652"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604517"},{"key":"6","article-title":"Optimization of instruction fetch mechanisms for high issue rates","author":"conte","year":"1995","journal-title":"ISCA22"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176261"},{"key":"5","article-title":"Thermal-scheduling for ultra low power mobile microprocessor","author":"cai","year":"2002","journal-title":"Proc WCED '02"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183535"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742779"},{"key":"8","article-title":"Performance characterization of a hardware mechanism for dynamic optimization","author":"fahs","year":"2001","journal-title":"Micro"}],"event":{"name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2004. CGO 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9012\/28612\/01281670.pdf?arnumber=1281670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:20:53Z","timestamp":1489429253000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1281670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/cgo.2004.1281670","relation":{},"subject":[]}}